cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

sysfs-bus-event_source-devices-dfl_fme (4816B)


      1What:		/sys/bus/event_source/devices/dfl_fmeX/format
      2Date:		April 2020
      3KernelVersion:  5.8
      4Contact:	Wu Hao <hao.wu@intel.com>
      5Description:	Read-only. Attribute group to describe the magic bits
      6		that go into perf_event_attr.config for a particular pmu.
      7		(See ABI/testing/sysfs-bus-event_source-devices-format).
      8
      9		Each attribute under this group defines a bit range of the
     10		perf_event_attr.config. All supported attributes are listed
     11		below::
     12
     13		    event  = "config:0-11"  - event ID
     14		    evtype = "config:12-15" - event type
     15		    portid = "config:16-23" - event source
     16
     17		For example::
     18
     19		    fab_mmio_read = "event=0x06,evtype=0x02,portid=0xff"
     20
     21		It shows this fab_mmio_read is a fabric type (0x02) event with
     22		0x06 local event id for overall monitoring (portid=0xff).
     23
     24What:		/sys/bus/event_source/devices/dfl_fmeX/cpumask
     25Date:		April 2020
     26KernelVersion:  5.8
     27Contact:	Wu Hao <hao.wu@intel.com>
     28Description:	Read-only. This file always returns cpu which the PMU is bound
     29		for access to all fme pmu performance monitoring events.
     30
     31What:		/sys/bus/event_source/devices/dfl_fmeX/events
     32Date:		April 2020
     33KernelVersion:  5.8
     34Contact:	Wu Hao <hao.wu@intel.com>
     35Description:	Read-only. Attribute group to describe performance monitoring
     36		events specific to fme. Each attribute in this group describes
     37		a single performance monitoring event supported by this fme pmu.
     38		The name of the file is the name of the event.
     39		(See ABI/testing/sysfs-bus-event_source-devices-events).
     40
     41		All supported performance monitoring events are listed below.
     42
     43		Basic events (evtype=0x00)::
     44
     45		    clock = "event=0x00,evtype=0x00,portid=0xff"
     46
     47		Cache events (evtype=0x01)::
     48
     49		    cache_read_hit      = "event=0x00,evtype=0x01,portid=0xff"
     50		    cache_read_miss     = "event=0x01,evtype=0x01,portid=0xff"
     51		    cache_write_hit     = "event=0x02,evtype=0x01,portid=0xff"
     52		    cache_write_miss    = "event=0x03,evtype=0x01,portid=0xff"
     53		    cache_hold_request  = "event=0x05,evtype=0x01,portid=0xff"
     54		    cache_data_write_port_contention =
     55		                          "event=0x06,evtype=0x01,portid=0xff"
     56		    cache_tag_write_port_contention =
     57		                          "event=0x07,evtype=0x01,portid=0xff"
     58		    cache_tx_req_stall  = "event=0x08,evtype=0x01,portid=0xff"
     59		    cache_rx_req_stall  = "event=0x09,evtype=0x01,portid=0xff"
     60		    cache_eviction      = "event=0x0a,evtype=0x01,portid=0xff"
     61
     62		Fabric events (evtype=0x02)::
     63
     64		    fab_pcie0_read       = "event=0x00,evtype=0x02,portid=0xff"
     65		    fab_pcie0_write      = "event=0x01,evtype=0x02,portid=0xff"
     66		    fab_pcie1_read       = "event=0x02,evtype=0x02,portid=0xff"
     67		    fab_pcie1_write      = "event=0x03,evtype=0x02,portid=0xff"
     68		    fab_upi_read         = "event=0x04,evtype=0x02,portid=0xff"
     69		    fab_upi_write        = "event=0x05,evtype=0x02,portid=0xff"
     70		    fab_mmio_read        = "event=0x06,evtype=0x02,portid=0xff"
     71		    fab_mmio_write       = "event=0x07,evtype=0x02,portid=0xff"
     72		    fab_port_pcie0_read  = "event=0x00,evtype=0x02,portid=?"
     73		    fab_port_pcie0_write = "event=0x01,evtype=0x02,portid=?"
     74		    fab_port_pcie1_read  = "event=0x02,evtype=0x02,portid=?"
     75		    fab_port_pcie1_write = "event=0x03,evtype=0x02,portid=?"
     76		    fab_port_upi_read    = "event=0x04,evtype=0x02,portid=?"
     77		    fab_port_upi_write   = "event=0x05,evtype=0x02,portid=?"
     78		    fab_port_mmio_read   = "event=0x06,evtype=0x02,portid=?"
     79		    fab_port_mmio_write  = "event=0x07,evtype=0x02,portid=?"
     80
     81		VTD events (evtype=0x03)::
     82
     83		    vtd_port_read_transaction  = "event=0x00,evtype=0x03,portid=?"
     84		    vtd_port_write_transaction = "event=0x01,evtype=0x03,portid=?"
     85		    vtd_port_devtlb_read_hit   = "event=0x02,evtype=0x03,portid=?"
     86		    vtd_port_devtlb_write_hit  = "event=0x03,evtype=0x03,portid=?"
     87		    vtd_port_devtlb_4k_fill    = "event=0x04,evtype=0x03,portid=?"
     88		    vtd_port_devtlb_2m_fill    = "event=0x05,evtype=0x03,portid=?"
     89		    vtd_port_devtlb_1g_fill    = "event=0x06,evtype=0x03,portid=?"
     90
     91		VTD SIP events (evtype=0x04)::
     92
     93		    vtd_sip_iotlb_4k_hit  = "event=0x00,evtype=0x04,portid=0xff"
     94		    vtd_sip_iotlb_2m_hit  = "event=0x01,evtype=0x04,portid=0xff"
     95		    vtd_sip_iotlb_1g_hit  = "event=0x02,evtype=0x04,portid=0xff"
     96		    vtd_sip_slpwc_l3_hit  = "event=0x03,evtype=0x04,portid=0xff"
     97		    vtd_sip_slpwc_l4_hit  = "event=0x04,evtype=0x04,portid=0xff"
     98		    vtd_sip_rcc_hit       = "event=0x05,evtype=0x04,portid=0xff"
     99		    vtd_sip_iotlb_4k_miss = "event=0x06,evtype=0x04,portid=0xff"
    100		    vtd_sip_iotlb_2m_miss = "event=0x07,evtype=0x04,portid=0xff"
    101		    vtd_sip_iotlb_1g_miss = "event=0x08,evtype=0x04,portid=0xff"
    102		    vtd_sip_slpwc_l3_miss = "event=0x09,evtype=0x04,portid=0xff"
    103		    vtd_sip_slpwc_l4_miss = "event=0x0a,evtype=0x04,portid=0xff"
    104		    vtd_sip_rcc_miss      = "event=0x0b,evtype=0x04,portid=0xff"