cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

palmbus.yaml (1706B)

      1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/bus/palmbus.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: Ralink PalmBus Device Tree Bindings
      8
      9maintainers:
     10  - Sergio Paracuellos <sergio.paracuellos@gmail.com>
     11
     12description: |
     13  The ralink palmbus controller can be found in all ralink MIPS
     14  SoCs. It provides an external bus for connecting multiple
     15  external devices to the SoC.
     16
     17properties:
     18  $nodename:
     19    pattern: "^palmbus(@[0-9a-f]+)?$"
     20
     21  "#address-cells":
     22    const: 1
     23
     24  "#size-cells":
     25    const: 1
     26
     27  compatible:
     28    const: palmbus
     29
     30  reg:
     31    maxItems: 1
     32
     33  ranges: true
     34
     35patternProperties:
     36  # All other properties should be child nodes with unit-address and 'reg'
     37  "@[0-9a-f]+$":
     38    type: object
     39    properties:
     40      reg:
     41        maxItems: 1
     42
     43    required:
     44      - reg
     45
     46required:
     47  - compatible
     48  - reg
     49  - "#address-cells"
     50  - "#size-cells"
     51  - ranges
     52
     53additionalProperties: false
     54
     55examples:
     56  - |
     57    #include <dt-bindings/interrupt-controller/mips-gic.h>
     58    #include <dt-bindings/interrupt-controller/irq.h>
     59    palmbus@1e000000 {
     60        compatible = "palmbus";
     61        reg = <0x1e000000 0x100000>;
     62        #address-cells = <1>;
     63        #size-cells = <1>;
     64        ranges = <0x0 0x1e000000 0x0fffff>;
     65
     66        gpio@600 {
     67            #gpio-cells = <2>;
     68            #interrupt-cells = <2>;
     69            compatible = "mediatek,mt7621-gpio";
     70            gpio-controller;
     71            gpio-ranges = <&pinctrl 0 0 95>;
     72            interrupt-controller;
     73            reg = <0x600 0x100>;
     74            interrupt-parent = <&gic>;
     75            interrupts = <GIC_SHARED 12 IRQ_TYPE_LEVEL_HIGH>;
     76        };
     77    };
     78
     79...