cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

allwinner,sun4i-a10-pll6-clk.yaml (1056B)

      1# SPDX-License-Identifier: GPL-2.0
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/clock/allwinner,sun4i-a10-pll6-clk.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: Allwinner A10 Peripheral PLL Device Tree Bindings
      8
      9maintainers:
     10  - Chen-Yu Tsai <wens@csie.org>
     11  - Maxime Ripard <mripard@kernel.org>
     12
     13deprecated: true
     14
     15properties:
     16  "#clock-cells":
     17    const: 1
     18    description: >
     19      The first output is the SATA clock output, the second is the
     20      regular PLL output, the third is a PLL output at twice the rate.
     21
     22  compatible:
     23    const: allwinner,sun4i-a10-pll6-clk
     24
     25  reg:
     26    maxItems: 1
     27
     28  clocks:
     29    maxItems: 1
     30
     31  clock-output-names:
     32    maxItems: 3
     33
     34required:
     35  - "#clock-cells"
     36  - compatible
     37  - reg
     38  - clocks
     39  - clock-output-names
     40
     41additionalProperties: false
     42
     43examples:
     44  - |
     45    clk@1c20028 {
     46        #clock-cells = <1>;
     47        compatible = "allwinner,sun4i-a10-pll6-clk";
     48        reg = <0x01c20028 0x4>;
     49        clocks = <&osc24M>;
     50        clock-output-names = "pll6_sata", "pll6_other", "pll6";
     51    };
     52
     53...