cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

imx6ul-clock.yaml (1585B)

      1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/clock/imx6ul-clock.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: Clock bindings for Freescale i.MX6 UltraLite
      8
      9maintainers:
     10  - Anson Huang <Anson.Huang@nxp.com>
     11
     12properties:
     13  compatible:
     14    const: fsl,imx6ul-ccm
     15
     16  reg:
     17    maxItems: 1
     18
     19  interrupts:
     20    description: CCM provides 2 interrupt requests, request 1 is to generate
     21      interrupt for frequency or mux change, request 2 is to generate
     22      interrupt for oscillator read or PLL lock.
     23    items:
     24      - description: CCM interrupt request 1
     25      - description: CCM interrupt request 2
     26
     27  '#clock-cells':
     28    const: 1
     29
     30  clocks:
     31    items:
     32      - description: 32k osc
     33      - description: 24m osc
     34      - description: ipp_di0 clock input
     35      - description: ipp_di1 clock input
     36
     37  clock-names:
     38    items:
     39      - const: ckil
     40      - const: osc
     41      - const: ipp_di0
     42      - const: ipp_di1
     43
     44required:
     45  - compatible
     46  - reg
     47  - interrupts
     48  - '#clock-cells'
     49  - clocks
     50  - clock-names
     51
     52additionalProperties: false
     53
     54examples:
     55  # Clock Control Module node:
     56  - |
     57    #include <dt-bindings/interrupt-controller/arm-gic.h>
     58
     59    clock-controller@20c4000 {
     60        compatible = "fsl,imx6ul-ccm";
     61        reg = <0x020c4000 0x4000>;
     62        interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>,
     63                     <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
     64        #clock-cells = <1>;
     65        clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>;
     66        clock-names = "ckil", "osc", "ipp_di0", "ipp_di1";
     67    };