cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

qcom,sc7280-camcc.yaml (1492B)

      1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/clock/qcom,sc7280-camcc.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: Qualcomm Camera Clock & Reset Controller Binding for SC7280
      8
      9maintainers:
     10  - Taniya Das <tdas@codeaurora.org>
     11
     12description: |
     13  Qualcomm camera clock control module which supports the clocks, resets and
     14  power domains on SC7280.
     15
     16  See also dt-bindings/clock/qcom,camcc-sc7280.h
     17
     18properties:
     19  compatible:
     20    const: qcom,sc7280-camcc
     21
     22  clocks:
     23    items:
     24      - description: Board XO source
     25      - description: Board XO active source
     26      - description: Sleep clock source
     27
     28  clock-names:
     29    items:
     30      - const: bi_tcxo
     31      - const: bi_tcxo_ao
     32      - const: sleep_clk
     33
     34  '#clock-cells':
     35    const: 1
     36
     37  '#reset-cells':
     38    const: 1
     39
     40  '#power-domain-cells':
     41    const: 1
     42
     43  reg:
     44    maxItems: 1
     45
     46required:
     47  - compatible
     48  - reg
     49  - clocks
     50  - clock-names
     51  - '#clock-cells'
     52  - '#reset-cells'
     53  - '#power-domain-cells'
     54
     55additionalProperties: false
     56
     57examples:
     58  - |
     59    #include <dt-bindings/clock/qcom,rpmh.h>
     60    clock-controller@ad00000 {
     61      compatible = "qcom,sc7280-camcc";
     62      reg = <0x0ad00000 0x10000>;
     63      clocks = <&rpmhcc RPMH_CXO_CLK>,
     64               <&rpmhcc RPMH_CXO_CLK_A>,
     65               <&sleep_clk>;
     66      clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk";
     67      #clock-cells = <1>;
     68      #reset-cells = <1>;
     69      #power-domain-cells = <1>;
     70    };
     71...