cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

ti,omap3-dss.txt (2005B)

      1Texas Instruments OMAP3 Display Subsystem
      2=========================================
      3
      4See Documentation/devicetree/bindings/display/ti/ti,omap-dss.txt for generic
      5description about OMAP Display Subsystem bindings.
      6
      7DSS Core
      8--------
      9
     10Required properties:
     11- compatible: "ti,omap3-dss"
     12- reg: address and length of the register space
     13- ti,hwmods: "dss_core"
     14- clocks: handle to fclk
     15- clock-names: "fck"
     16
     17Optional nodes:
     18- Video ports:
     19	- Port 0: DPI output
     20	- Port 1: SDI output
     21
     22DPI Endpoint required properties:
     23- data-lines: number of lines used
     24
     25SDI Endpoint required properties:
     26- datapairs: number of datapairs used
     27
     28
     29DISPC
     30-----
     31
     32Required properties:
     33- compatible: "ti,omap3-dispc"
     34- reg: address and length of the register space
     35- ti,hwmods: "dss_dispc"
     36- interrupts: the DISPC interrupt
     37- clocks: handle to fclk
     38- clock-names: "fck"
     39
     40Optional properties:
     41- max-memory-bandwidth: Input memory (from main memory to dispc) bandwidth limit
     42			in bytes per second
     43
     44
     45RFBI
     46----
     47
     48Required properties:
     49- compatible: "ti,omap3-rfbi"
     50- reg: address and length of the register space
     51- ti,hwmods: "dss_rfbi"
     52- clocks: handles to fclk and iclk
     53- clock-names: "fck", "ick"
     54
     55
     56VENC
     57----
     58
     59Required properties:
     60- compatible: "ti,omap3-venc"
     61- reg: address and length of the register space
     62- ti,hwmods: "dss_venc"
     63- vdda-supply: power supply for DAC
     64- clocks: handle to fclk
     65- clock-names: "fck"
     66
     67VENC Endpoint required properties:
     68- ti,invert-polarity: invert the polarity of the video signal
     69- ti,channels: 1 for composite, 2 for s-video
     70
     71
     72DSI
     73---
     74
     75Required properties:
     76- compatible: "ti,omap3-dsi"
     77- reg: addresses and lengths of the register spaces for 'proto', 'phy' and 'pll'
     78- reg-names: "proto", "phy", "pll"
     79- interrupts: the DSI interrupt line
     80- ti,hwmods: "dss_dsi1"
     81- vdd-supply: power supply for DSI
     82- clocks: handles to fclk and pll clock
     83- clock-names: "fck", "sys_clk"
     84
     85DSI Endpoint required properties:
     86- lanes: list of pin numbers for the DSI lanes: CLK+, CLK-, DATA0+, DATA0-,
     87  DATA1+, DATA1-, ...