cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

amazon,al-mc-edac.yaml (1424B)

      1# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/edac/amazon,al-mc-edac.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: Amazon's Annapurna Labs Memory Controller EDAC
      8
      9maintainers:
     10  - Talel Shenhar <talel@amazon.com>
     11  - Talel Shenhar <talelshenhar@gmail.com>
     12
     13description: |
     14  EDAC node is defined to describe on-chip error detection and correction for
     15  Amazon's Annapurna Labs Memory Controller.
     16
     17properties:
     18
     19  compatible:
     20    const: amazon,al-mc-edac
     21
     22  reg:
     23    maxItems: 1
     24
     25  "#address-cells":
     26    const: 2
     27
     28  "#size-cells":
     29    const: 2
     30
     31  interrupts:
     32    minItems: 1
     33    items:
     34      - description: uncorrectable error interrupt
     35      - description: correctable error interrupt
     36
     37  interrupt-names:
     38    minItems: 1
     39    items:
     40      - const: ue
     41      - const: ce
     42
     43required:
     44  - compatible
     45  - reg
     46  - "#address-cells"
     47  - "#size-cells"
     48
     49additionalProperties: false
     50
     51examples:
     52  - |
     53    #include <dt-bindings/interrupt-controller/irq.h>
     54    soc {
     55        #address-cells = <2>;
     56        #size-cells = <2>;
     57        edac@f0080000 {
     58          #address-cells = <2>;
     59          #size-cells = <2>;
     60          compatible = "amazon,al-mc-edac";
     61          reg = <0x0 0xf0080000 0x0 0x00010000>;
     62          interrupt-parent = <&amazon_al_system_fabric>;
     63          interrupt-names = "ue";
     64          interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
     65        };
     66    };