cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

airoha,en7523-gpio.yaml (1409B)


      1# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/gpio/airoha,en7523-gpio.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: Airoha EN7523 GPIO controller
      8
      9maintainers:
     10  - John Crispin <john@phrozen.org>
     11
     12description: |
     13  Airoha's GPIO controller on their ARM EN7523 SoCs consists of two banks of 32
     14  GPIOs.
     15
     16properties:
     17  $nodename:
     18    pattern: "^gpio@[0-9a-f]+$"
     19
     20  compatible:
     21    items:
     22      - const: airoha,en7523-gpio
     23
     24  reg:
     25    description: |
     26      The first tuple points to the input register.
     27      The second and third tuple point to the direction registers
     28      The fourth tuple points to the output register
     29    maxItems: 4
     30
     31  "#gpio-cells":
     32    const: 2
     33
     34  gpio-controller: true
     35
     36required:
     37  - compatible
     38  - reg
     39  - "#gpio-cells"
     40  - gpio-controller
     41
     42additionalProperties: false
     43
     44examples:
     45  - |
     46    gpio0: gpio@1fbf0200 {
     47        compatible = "airoha,en7523-gpio";
     48        reg = <0x1fbf0204 0x4>,
     49              <0x1fbf0200 0x4>,
     50              <0x1fbf0220 0x4>,
     51              <0x1fbf0214 0x4>;
     52        gpio-controller;
     53        #gpio-cells = <2>;
     54    };
     55
     56    gpio1: gpio@1fbf0270 {
     57        compatible = "airoha,en7523-gpio";
     58        reg = <0x1fbf0270 0x4>,
     59              <0x1fbf0260 0x4>,
     60              <0x1fbf0264 0x4>,
     61              <0x1fbf0278 0x4>;
     62        gpio-controller;
     63        #gpio-cells = <2>;
     64    };
     65
     66...