cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

renesas,em-gio.yaml (1553B)

      1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/gpio/renesas,em-gio.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: Renesas EMMA Mobile General Purpose I/O Interface
      8
      9maintainers:
     10  - Magnus Damm <magnus.damm@gmail.com>
     11
     12properties:
     13  compatible:
     14    const: renesas,em-gio
     15
     16  reg:
     17    items:
     18      - description: First set of contiguous registers
     19      - description: Second set of contiguous registers
     20
     21  interrupts:
     22    items:
     23      - description: Interrupt for the first set of 16 GPIO ports
     24      - description: Interrupt for the second set of 16 GPIO ports
     25
     26  gpio-controller: true
     27
     28  '#gpio-cells':
     29    const: 2
     30
     31  gpio-ranges:
     32    maxItems: 1
     33
     34  ngpios:
     35    minimum: 1
     36    maximum: 32
     37
     38  interrupt-controller: true
     39
     40  '#interrupt-cells':
     41    const: 2
     42
     43required:
     44  - compatible
     45  - reg
     46  - interrupts
     47  - gpio-controller
     48  - '#gpio-cells'
     49  - gpio-ranges
     50  - ngpios
     51  - interrupt-controller
     52  - '#interrupt-cells'
     53
     54additionalProperties: false
     55
     56examples:
     57  - |
     58    #include <dt-bindings/interrupt-controller/arm-gic.h>
     59    gpio0: gpio@e0050000 {
     60            compatible = "renesas,em-gio";
     61            reg = <0xe0050000 0x2c>, <0xe0050040 0x20>;
     62            interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
     63                         <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
     64            gpio-controller;
     65            #gpio-cells = <2>;
     66            gpio-ranges = <&pfc 0 0 32>;
     67            ngpios = <32>;
     68            interrupt-controller;
     69            #interrupt-cells = <2>;
     70    };