cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

fsl,imx7d-adc.yaml (1242B)

      1# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/iio/adc/fsl,imx7d-adc.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: Freescale ADC found on the imx7d SoC
      8
      9maintainers:
     10  - Haibo Chen <haibo.chen@nxp.com>
     11
     12properties:
     13  compatible:
     14    const: fsl,imx7d-adc
     15
     16  reg:
     17    maxItems: 1
     18
     19  interrupts:
     20    maxItems: 1
     21
     22  clocks:
     23    maxItems: 1
     24
     25  clock-names:
     26    const: adc
     27
     28  vref-supply: true
     29
     30  "#io-channel-cells":
     31    const: 1
     32
     33required:
     34  - compatible
     35  - reg
     36  - interrupts
     37  - clocks
     38  - clock-names
     39  - vref-supply
     40  - "#io-channel-cells"
     41
     42additionalProperties: false
     43
     44examples:
     45  - |
     46    #include <dt-bindings/interrupt-controller/irq.h>
     47    #include <dt-bindings/clock/imx7d-clock.h>
     48    #include <dt-bindings/interrupt-controller/arm-gic.h>
     49    soc {
     50        #address-cells = <1>;
     51        #size-cells = <1>;
     52        adc@30610000 {
     53            compatible = "fsl,imx7d-adc";
     54            reg = <0x30610000 0x10000>;
     55            interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
     56            clocks = <&clks IMX7D_ADC_ROOT_CLK>;
     57            clock-names = "adc";
     58            vref-supply = <&reg_vcc_3v3_mcu>;
     59            #io-channel-cells = <1>;
     60        };
     61    };
     62...