cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

motorola,cpcap-adc.yaml (1151B)

      1# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/iio/adc/motorola,cpcap-adc.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: Motorola CPCAP PMIC ADC binding
      8
      9maintainers:
     10  - Tony Lindgren <tony@atomide.com>
     11
     12description:
     13  On Motorola phones like droid 4 there is a custom CPCAP PMIC. This PMIC
     14  has ADCs that are used for battery charging and USB PHY VBUS and ID pin
     15  detection.
     16
     17properties:
     18  compatible:
     19    enum:
     20      - motorola,cpcap-adc
     21      - motorola,mapphone-cpcap-adc
     22
     23  interrupts:
     24    maxItems: 1
     25
     26  interrupt-names:
     27    const: adcdone
     28
     29  "#io-channel-cells":
     30    const: 1
     31
     32required:
     33  - compatible
     34  - interrupts
     35  - "#io-channel-cells"
     36
     37additionalProperties: false
     38
     39examples:
     40  - |
     41    #include <dt-bindings/interrupt-controller/irq.h>
     42    pmic {
     43        #address-cells = <1>;
     44        #size-cells = <0>;
     45        adc {
     46            compatible = "motorola,mapphone-cpcap-adc";
     47            interrupt-parent = <&cpcap>;
     48            interrupts = <8 IRQ_TYPE_NONE>;
     49            interrupt-names = "adcdone";
     50            #io-channel-cells = <1>;
     51        };
     52    };
     53...