cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

nvidia,tegra20-apbmisc.yaml (1303B)

      1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/misc/nvidia,tegra20-apbmisc.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: NVIDIA Tegra APBMISC block
      8
      9maintainers:
     10  - Thierry Reding <thierry.reding@gmail.com>
     11  - Jon Hunter <jonathanh@nvidia.com>
     12
     13properties:
     14  compatible:
     15    oneOf:
     16      - items:
     17          - enum:
     18              - nvidia,tegra210-apbmisc
     19              - nvidia,tegra124-apbmisc
     20              - nvidia,tegra114-apbmisc
     21              - nvidia,tegra30-apbmisc
     22          - const: nvidia,tegra20-apbmisc
     23
     24      - items:
     25          - const: nvidia,tegra20-apbmisc
     26
     27  reg:
     28    items:
     29      - description: physical address and length of the registers which
     30          contain revision and debug features
     31      - description: physical address and length of the registers which
     32          indicate strapping options
     33
     34  nvidia,long-ram-code:
     35    description: If present, the RAM code is long (4 bit). If not, short
     36      (2 bit).
     37    type: boolean
     38
     39additionalProperties: false
     40
     41required:
     42  - compatible
     43  - reg
     44
     45examples:
     46  - |
     47    apbmisc@70000800 {
     48        compatible = "nvidia,tegra20-apbmisc";
     49        reg = <0x70000800 0x64>, /* Chip revision */
     50              <0x70000008 0x04>; /* Strapping options */
     51    };