cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

davinci_emac.txt (1477B)


      1* Texas Instruments Davinci EMAC
      2
      3This file provides information, what the device node
      4for the davinci_emac interface contains.
      5
      6Required properties:
      7- compatible: "ti,davinci-dm6467-emac", "ti,am3517-emac" or
      8  "ti,dm816-emac"
      9- reg: Offset and length of the register set for the device
     10- ti,davinci-ctrl-reg-offset: offset to control register
     11- ti,davinci-ctrl-mod-reg-offset: offset to control module register
     12- ti,davinci-ctrl-ram-offset: offset to control module ram
     13- ti,davinci-ctrl-ram-size: size of control module ram
     14- interrupts: interrupt mapping for the davinci emac interrupts sources:
     15              4 sources: <Receive Threshold Interrupt
     16			  Receive Interrupt
     17			  Transmit Interrupt
     18			  Miscellaneous Interrupt>
     19
     20Optional properties:
     21- phy-handle: See ethernet.txt file in the same directory.
     22              If absent, davinci_emac driver defaults to 100/FULL.
     23- ti,davinci-rmii-en: 1 byte, 1 means use RMII
     24- ti,davinci-no-bd-ram: boolean, does EMAC have BD RAM?
     25
     26The MAC address will be determined using the optional properties
     27defined in ethernet.txt.
     28
     29Example (enbw_cmc board):
     30	eth0: emac@1e20000 {
     31		compatible = "ti,davinci-dm6467-emac";
     32		reg = <0x220000 0x4000>;
     33		ti,davinci-ctrl-reg-offset = <0x3000>;
     34		ti,davinci-ctrl-mod-reg-offset = <0x2000>;
     35		ti,davinci-ctrl-ram-offset = <0>;
     36		ti,davinci-ctrl-ram-size = <0x2000>;
     37		local-mac-address = [ 00 00 00 00 00 00 ];
     38		interrupts = <33
     39				34
     40				35
     41				36
     42				>;
     43		interrupt-parent = <&intc>;
     44	};