cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

realtek-bluetooth.yaml (1482B)

      1# SPDX-License-Identifier: GPL-2.0
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/net/realtek-bluetooth.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: RTL8723BS/RTL8723CS/RTL8822CS Bluetooth Device Tree Bindings
      8
      9maintainers:
     10  - Vasily Khoruzhick <anarsoul@gmail.com>
     11  - Alistair Francis <alistair@alistair23.me>
     12
     13description:
     14  RTL8723CS/RTL8723CS/RTL8822CS is WiFi + BT chip. WiFi part is connected over
     15  SDIO, while BT is connected over serial. It speaks H5 protocol with few
     16  extra commands to upload firmware and change module speed.
     17
     18properties:
     19  compatible:
     20    enum:
     21      - realtek,rtl8723bs-bt
     22      - realtek,rtl8723cs-bt
     23      - realtek,rtl8822cs-bt
     24
     25  device-wake-gpios:
     26    maxItems: 1
     27    description: GPIO specifier, used to wakeup the BT module
     28
     29  enable-gpios:
     30    maxItems: 1
     31    description: GPIO specifier, used to enable the BT module
     32
     33  host-wake-gpios:
     34    maxItems: 1
     35    description: GPIO specifier, used to wakeup the host processor
     36
     37  max-speed: true
     38
     39required:
     40  - compatible
     41
     42additionalProperties: false
     43
     44examples:
     45  - |
     46    #include <dt-bindings/gpio/gpio.h>
     47
     48    uart1 {
     49        pinctrl-names = "default";
     50        pinctrl-0 = <&uart1_pins>, <&uart1_rts_cts_pins>;
     51        uart-has-rtscts;
     52
     53        bluetooth {
     54            compatible = "realtek,rtl8723bs-bt";
     55            device-wake-gpios = <&r_pio 0 5 GPIO_ACTIVE_HIGH>; /* PL5 */
     56            host-wake-gpios = <&r_pio 0 6 GPIO_ACTIVE_HIGH>; /* PL6 */
     57        };
     58    };