cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

ti,wl1251.txt (1530B)

      1* Texas Instruments wl1251 wireless lan controller
      2
      3The wl1251 chip can be connected via SPI or via SDIO. This
      4document describes the binding for the SPI connected chip.
      5
      6Required properties:
      7- compatible :        Should be "ti,wl1251"
      8- reg :               Chip select address of device
      9- spi-max-frequency : Maximum SPI clocking speed of device in Hz
     10- interrupts :        Should contain interrupt line
     11- vio-supply :        phandle to regulator providing VIO
     12
     13Optional properties:
     14- ti,wl1251-has-eeprom : boolean, the wl1251 has an eeprom connected, which
     15                         provides configuration data (calibration, MAC, ...)
     16- ti,power-gpio :	 GPIO connected to chip's PMEN pin if operated in
     17			 SPI mode
     18- Please consult Documentation/devicetree/bindings/spi/spi-bus.txt
     19  for optional SPI connection related properties,
     20
     21Examples:
     22
     23&spi1 {
     24	wl1251@0 {
     25		compatible = "ti,wl1251";
     26
     27		reg = <0>;
     28		spi-max-frequency = <48000000>;
     29		spi-cpol;
     30		spi-cpha;
     31
     32		interrupt-parent = <&gpio2>;
     33		interrupts = <10 IRQ_TYPE_NONE>; /* gpio line 42 */
     34
     35		vio-supply = <&vio>;
     36		ti,power-gpio = <&gpio3 23 GPIO_ACTIVE_HIGH>; /* 87 */
     37	};
     38};
     39
     40&mmc3 {
     41	vmmc-supply = <&wlan_en>;
     42
     43	bus-width = <4>;
     44	non-removable;
     45	ti,non-removable;
     46	cap-power-off-card;
     47
     48	pinctrl-names = "default";
     49	pinctrl-0 = <&mmc3_pins>;
     50
     51	#address-cells = <1>;
     52	#size-cells = <0>;
     53
     54	wlan: wifi@1 {
     55		compatible = "ti,wl1251";
     56
     57		reg = <1>;
     58
     59		interrupt-parent = <&gpio1>;
     60		interrupts = <21 IRQ_TYPE_LEVEL_HIGH>;	/* GPIO_21 */
     61
     62		ti,wl1251-has-eeprom;
     63	};
     64};