cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

marvell,armada-3700-utmi-phy.yaml (1429B)


      1# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
      2
      3%YAML 1.2
      4---
      5$id: "http://devicetree.org/schemas/phy/marvell,armada-3700-utmi-phy.yaml#"
      6$schema: "http://devicetree.org/meta-schemas/core.yaml#"
      7
      8title: Marvell Armada UTMI/UTMI+ PHY
      9
     10maintainers:
     11  - Miquel Raynal <miquel.raynal@bootlin.com>
     12
     13description:
     14  On Armada 3700, there are two USB controllers, one is compatible with
     15  the USB2 and USB3 specifications and supports OTG. The other one is USB2
     16  compliant and only supports host mode. Both of these controllers come with
     17  a slightly different UTMI PHY.
     18
     19properties:
     20  compatible:
     21    enum:
     22      - marvell,a3700-utmi-host-phy
     23      - marvell,a3700-utmi-otg-phy
     24  reg:
     25    maxItems: 1
     26
     27  "#phy-cells":
     28    const: 0
     29
     30  marvell,usb-misc-reg:
     31    description:
     32      Phandle on the "USB miscellaneous registers" shared region
     33      covering registers related to both the host controller and
     34      the PHY.
     35    $ref: /schemas/types.yaml#/definitions/phandle
     36
     37required:
     38  - compatible
     39  - reg
     40  - "#phy-cells"
     41  - marvell,usb-misc-reg
     42
     43additionalProperties: false
     44
     45examples:
     46  - |
     47    usb2_utmi_host_phy: phy@5f000 {
     48      compatible = "marvell,a3700-utmi-host-phy";
     49      reg = <0x5f000 0x800>;
     50      marvell,usb-misc-reg = <&usb2_syscon>;
     51      #phy-cells = <0>;
     52    };
     53
     54    usb2_syscon: system-controller@5f800 {
     55      compatible = "marvell,armada-3700-usb2-host-misc", "syscon";
     56      reg = <0x5f800 0x800>;
     57    };