cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

qcom,usb-hsic-phy.txt (1610B)


      1Qualcomm's USB HSIC PHY
      2
      3PROPERTIES
      4
      5- compatible:
      6    Usage: required
      7    Value type: <string>
      8    Definition: Should contain "qcom,usb-hsic-phy" and more specifically one of the
      9		following:
     10
     11			"qcom,usb-hsic-phy-mdm9615"
     12			"qcom,usb-hsic-phy-msm8974"
     13
     14- #phy-cells:
     15    Usage: required
     16    Value type: <u32>
     17    Definition: Should contain 0
     18
     19- clocks:
     20    Usage: required
     21    Value type: <prop-encoded-array>
     22    Definition: Should contain clock specifier for phy, calibration and
     23                a calibration sleep clock
     24
     25- clock-names:
     26    Usage: required
     27    Value type: <stringlist>
     28    Definition: Should contain "phy, "cal" and "cal_sleep"
     29
     30- pinctrl-names:
     31    Usage: required
     32    Value type: <stringlist>
     33    Definition: Should contain "init" and "default" in that order
     34
     35- pinctrl-0:
     36    Usage: required
     37    Value type: <prop-encoded-array>
     38    Definition: List of pinctrl settings to apply to keep HSIC pins in a glitch
     39                free state
     40
     41- pinctrl-1:
     42    Usage: required
     43    Value type: <prop-encoded-array>
     44    Definition: List of pinctrl settings to apply to mux out the HSIC pins
     45
     46EXAMPLE
     47
     48usb-controller {
     49	ulpi {
     50		phy {
     51			compatible = "qcom,usb-hsic-phy-msm8974",
     52				     "qcom,usb-hsic-phy";
     53			#phy-cells = <0>;
     54			pinctrl-names = "init", "default";
     55			pinctrl-0 = <&hsic_sleep>;
     56			pinctrl-1 = <&hsic_default>;
     57			clocks = <&gcc GCC_USB_HSIC_CLK>,
     58				 <&gcc GCC_USB_HSIC_IO_CAL_CLK>,
     59				 <&gcc GCC_USB_HSIC_IO_CAL_SLEEP_CLK>;
     60			clock-names = "phy", "cal", "cal_sleep";
     61			assigned-clocks = <&gcc GCC_USB_HSIC_IO_CAL_CLK>;
     62			assigned-clock-rates = <960000>;
     63		};
     64	};
     65};