cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

brcm,bcm6362-pinctrl.yaml (5058B)


      1# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/pinctrl/brcm,bcm6362-pinctrl.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: Broadcom BCM6362 pin controller
      8
      9maintainers:
     10  - Álvaro Fernández Rojas <noltari@gmail.com>
     11  - Jonas Gorski <jonas.gorski@gmail.com>
     12
     13description:
     14  Bindings for Broadcom's BCM6362 memory-mapped pin controller.
     15
     16properties:
     17  compatible:
     18    const: brcm,bcm6362-pinctrl
     19
     20  reg:
     21    maxItems: 2
     22
     23patternProperties:
     24  '-pins$':
     25    type: object
     26    $ref: pinmux-node.yaml#
     27
     28    properties:
     29      function:
     30        enum: [ usb_device_led, sys_irq, serial_led_clk, serial_led_data,
     31                robosw_led_data, robosw_led_clk, robosw_led0, robosw_led1,
     32                inet_led, spi_cs2, spi_cs3, ntr_pulse, uart1_scts,
     33                uart1_srts, uart1_sdin, uart1_sdout, adsl_spi_miso,
     34                adsl_spi_mosi, adsl_spi_clk, adsl_spi_cs, ephy0_led,
     35                ephy1_led, ephy2_led, ephy3_led, ext_irq0, ext_irq1,
     36                ext_irq2, ext_irq3, nand ]
     37
     38      pins:
     39        enum: [ gpio0, gpio1, gpio2, gpio3, gpio4, gpio5, gpio6, gpio7,
     40                gpio8, gpio9, gpio10, gpio11, gpio12, gpio13, gpio14,
     41                gpio15, gpio16, gpio17, gpio18, gpio19, gpio20, gpio21,
     42                gpio22, gpio23, gpio24, gpio25, gpio26, gpio27, nand_grp ]
     43
     44allOf:
     45  - $ref: "pinctrl.yaml#"
     46
     47required:
     48  - compatible
     49  - reg
     50
     51additionalProperties: false
     52
     53examples:
     54  - |
     55    pinctrl@18 {
     56      compatible = "brcm,bcm6362-pinctrl";
     57      reg = <0x18 0x10>, <0x38 0x4>;
     58
     59      pinctrl_usb_device_led: usb_device_led-pins {
     60        function = "usb_device_led";
     61        pins = "gpio0";
     62      };
     63
     64      pinctrl_sys_irq: sys_irq-pins {
     65        function = "sys_irq";
     66        pins = "gpio1";
     67      };
     68
     69      pinctrl_serial_led: serial_led-pins {
     70        pinctrl_serial_led_clk: serial_led_clk-pins {
     71          function = "serial_led_clk";
     72          pins = "gpio2";
     73        };
     74
     75        pinctrl_serial_led_data: serial_led_data-pins {
     76          function = "serial_led_data";
     77          pins = "gpio3";
     78        };
     79      };
     80
     81      pinctrl_robosw_led_data: robosw_led_data-pins {
     82        function = "robosw_led_data";
     83        pins = "gpio4";
     84      };
     85
     86      pinctrl_robosw_led_clk: robosw_led_clk-pins {
     87        function = "robosw_led_clk";
     88        pins = "gpio5";
     89      };
     90
     91      pinctrl_robosw_led0: robosw_led0-pins {
     92        function = "robosw_led0";
     93        pins = "gpio6";
     94      };
     95
     96      pinctrl_robosw_led1: robosw_led1-pins {
     97        function = "robosw_led1";
     98        pins = "gpio7";
     99      };
    100
    101      pinctrl_inet_led: inet_led-pins {
    102        function = "inet_led";
    103        pins = "gpio8";
    104      };
    105
    106      pinctrl_spi_cs2: spi_cs2-pins {
    107        function = "spi_cs2";
    108        pins = "gpio9";
    109      };
    110
    111      pinctrl_spi_cs3: spi_cs3-pins {
    112        function = "spi_cs3";
    113        pins = "gpio10";
    114      };
    115
    116      pinctrl_ntr_pulse: ntr_pulse-pins {
    117        function = "ntr_pulse";
    118        pins = "gpio11";
    119      };
    120
    121      pinctrl_uart1_scts: uart1_scts-pins {
    122        function = "uart1_scts";
    123        pins = "gpio12";
    124      };
    125
    126      pinctrl_uart1_srts: uart1_srts-pins {
    127        function = "uart1_srts";
    128        pins = "gpio13";
    129      };
    130
    131      pinctrl_uart1: uart1-pins {
    132        pinctrl_uart1_sdin: uart1_sdin-pins {
    133          function = "uart1_sdin";
    134          pins = "gpio14";
    135        };
    136
    137        pinctrl_uart1_sdout: uart1_sdout-pins {
    138          function = "uart1_sdout";
    139          pins = "gpio15";
    140        };
    141      };
    142
    143      pinctrl_adsl_spi: adsl_spi-pins {
    144        pinctrl_adsl_spi_miso: adsl_spi_miso-pins {
    145          function = "adsl_spi_miso";
    146          pins = "gpio16";
    147        };
    148
    149        pinctrl_adsl_spi_mosi: adsl_spi_mosi-pins {
    150          function = "adsl_spi_mosi";
    151          pins = "gpio17";
    152        };
    153
    154        pinctrl_adsl_spi_clk: adsl_spi_clk-pins {
    155          function = "adsl_spi_clk";
    156          pins = "gpio18";
    157        };
    158
    159        pinctrl_adsl_spi_cs: adsl_spi_cs-pins {
    160          function = "adsl_spi_cs";
    161          pins = "gpio19";
    162        };
    163      };
    164
    165      pinctrl_ephy0_led: ephy0_led-pins {
    166        function = "ephy0_led";
    167        pins = "gpio20";
    168      };
    169
    170      pinctrl_ephy1_led: ephy1_led-pins {
    171        function = "ephy1_led";
    172        pins = "gpio21";
    173      };
    174
    175      pinctrl_ephy2_led: ephy2_led-pins {
    176        function = "ephy2_led";
    177        pins = "gpio22";
    178      };
    179
    180      pinctrl_ephy3_led: ephy3_led-pins {
    181        function = "ephy3_led";
    182        pins = "gpio23";
    183      };
    184
    185      pinctrl_ext_irq0: ext_irq0-pins {
    186        function = "ext_irq0";
    187        pins = "gpio24";
    188      };
    189
    190      pinctrl_ext_irq1: ext_irq1-pins {
    191        function = "ext_irq1";
    192        pins = "gpio25";
    193      };
    194
    195      pinctrl_ext_irq2: ext_irq2-pins {
    196        function = "ext_irq2";
    197        pins = "gpio26";
    198      };
    199
    200      pinctrl_ext_irq3: ext_irq3-pins {
    201        function = "ext_irq3";
    202        pins = "gpio27";
    203      };
    204
    205      pinctrl_nand: nand-pins {
    206        function = "nand";
    207        group = "nand_grp";
    208      };
    209    };