cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

ti-smartreflex.txt (1157B)

      1Texas Instruments SmartReflex binding
      2
      3SmartReflex is used to set and adjust the SoC operating points.
      4
      5
      6Required properties:
      7
      8compatible: Shall be one of the following:
      9	    "ti,omap3-smartreflex-core"
     10	    "ti,omap3-smartreflex-mpu-iva"
     11	    "ti,omap4-smartreflex-core"
     12	    "ti,omap4-smartreflex-mpu"
     13	    "ti,omap4-smartreflex-iva"
     14
     15reg: Shall contain the device instance IO range
     16
     17interrupts: Shall contain the device instance interrupt
     18
     19
     20Optional properties:
     21
     22ti,hwmods: Shall contain the TI interconnect module name if needed
     23	   by the SoC
     24
     25
     26Example:
     27
     28	smartreflex_iva: smartreflex@4a0db000 {
     29		compatible = "ti,omap4-smartreflex-iva";
     30		reg = <0x4a0db000 0x80>;
     31		interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
     32		ti,hwmods = "smartreflex_iva";
     33	};
     34
     35	smartreflex_core: smartreflex@4a0dd000 {
     36		compatible = "ti,omap4-smartreflex-core";
     37		reg = <0x4a0dd000 0x80>;
     38		interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
     39		ti,hwmods = "smartreflex_core";
     40	};
     41
     42	smartreflex_mpu: smartreflex@4a0d9000 {
     43		compatible = "ti,omap4-smartreflex-mpu";
     44		reg = <0x4a0d9000 0x80>;
     45		interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
     46		ti,hwmods = "smartreflex_mpu";
     47	};