cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

marvell,berlin2-reset.yaml (821B)

      1# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
      2# Copyright 2015 Antoine Tenart <atenart@kernel.org>
      3%YAML 1.2
      4---
      5$id: "http://devicetree.org/schemas/reset/marvell,berlin2-reset.yaml#"
      6$schema: "http://devicetree.org/meta-schemas/core.yaml#"
      7
      8title: Marvell Berlin reset controller
      9
     10maintainers:
     11  - Antoine Tenart <atenart@kernel.org>
     12
     13description: The reset controller node must be a sub-node of the chip
     14  controller node on Berlin SoCs.
     15
     16properties:
     17  compatible:
     18    const: marvell,berlin2-reset
     19
     20  "#reset-cells":
     21    const: 2
     22
     23required:
     24  - compatible
     25  - "#reset-cells"
     26
     27additionalProperties: false
     28
     29examples:
     30  - |
     31    chip: chip-control@ea0000 {
     32        reg = <0xea0000 0x400>;
     33
     34        chip_rst: reset {
     35            compatible = "marvell,berlin2-reset";
     36            #reset-cells = <2>;
     37        };
     38    };