cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

st,sti-softreset.txt (1403B)

      1STMicroelectronics STi family Sysconfig Peripheral SoftReset Controller
      2=============================================================================
      3
      4This binding describes a reset controller device that is used to enable and
      5disable on-chip peripheral controllers such as USB and SATA, using
      6"softreset" control bits found in the STi family SoC system configuration
      7registers.
      8
      9The actual action taken when softreset is asserted is hardware dependent.
     10However, when asserted it may not be possible to access the hardware's
     11registers and after an assert/deassert sequence the hardware's previous state
     12may no longer be valid.
     13
     14Please refer to reset.txt in this directory for common reset
     15controller binding usage.
     16
     17Required properties:
     18- compatible: Should be "st,stih407-softreset";
     19- #reset-cells: 1, see below
     20
     21example:
     22
     23	softreset: softreset-controller {
     24		#reset-cells = <1>;
     25		compatible = "st,stih407-softreset";
     26	};
     27
     28
     29Specifying softreset control of devices
     30=======================================
     31
     32Device nodes should specify the reset channel required in their "resets"
     33property, containing a phandle to the softreset device node and an
     34index specifying which channel to use, as described in reset.txt
     35
     36example:
     37
     38	ethernet0{
     39		resets			= <&softreset STIH415_ETH0_SOFTRESET>;
     40	};
     41
     42Macro definitions for the supported reset channels can be found in:
     43
     44include/dt-bindings/reset/stih407-resets.h