cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

arm,pl050.yaml (1411B)

      1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/serio/arm,pl050.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: Arm Ltd. PrimeCell PL050 PS/2 Keyboard/Mouse Interface
      8
      9maintainers:
     10  - Andre Przywara <andre.przywara@arm.com>
     11
     12description:
     13  The Arm PrimeCell PS2 Keyboard/Mouse Interface (KMI) is an AMBA compliant
     14  peripheral that can be used to implement a keyboard or mouse interface that
     15  is IBM PS2 or AT compatible.
     16
     17# We need a select here so we don't match all nodes with 'arm,primecell'
     18select:
     19  properties:
     20    compatible:
     21      contains:
     22        const: arm,pl050
     23  required:
     24    - compatible
     25
     26properties:
     27  compatible:
     28    items:
     29      - const: arm,pl050
     30      - const: arm,primecell
     31
     32  reg:
     33    maxItems: 1
     34
     35  interrupts:
     36    maxItems: 1
     37
     38  clocks:
     39    items:
     40      - description: KMI reference clock, used to generate the bus timing
     41      - description: APB register access clock
     42
     43  clock-names:
     44    items:
     45      - const: KMIREFCLK
     46      - const: apb_pclk
     47
     48required:
     49  - compatible
     50  - reg
     51  - interrupts
     52  - clocks
     53  - clock-names
     54
     55additionalProperties: false
     56
     57examples:
     58  - |
     59    serio@70000 {
     60        compatible = "arm,pl050", "arm,primecell";
     61        reg = <0x070000 0x1000>;
     62        interrupts = <8>;
     63        clocks = <&mb_clk24mhz>, <&soc_smc50mhz>;
     64        clock-names = "KMIREFCLK", "apb_pclk";
     65    };
     66
     67...