cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

allwinner,sun4i-a10-spi.yaml (1475B)

      1# SPDX-License-Identifier: GPL-2.0
      2%YAML 1.2
      3---
      4$id: http://devicetree.org/schemas/spi/allwinner,sun4i-a10-spi.yaml#
      5$schema: http://devicetree.org/meta-schemas/core.yaml#
      6
      7title: Allwinner A10 SPI Controller Device Tree Bindings
      8
      9allOf:
     10  - $ref: "spi-controller.yaml"
     11
     12maintainers:
     13  - Chen-Yu Tsai <wens@csie.org>
     14  - Maxime Ripard <mripard@kernel.org>
     15
     16properties:
     17  "#address-cells": true
     18  "#size-cells": true
     19
     20  compatible:
     21    const: allwinner,sun4i-a10-spi
     22
     23  reg:
     24    maxItems: 1
     25
     26  interrupts:
     27    maxItems: 1
     28
     29  clocks:
     30    items:
     31      - description: Bus Clock
     32      - description: Module Clock
     33
     34  clock-names:
     35    items:
     36      - const: ahb
     37      - const: mod
     38
     39  dmas:
     40    items:
     41      - description: RX DMA Channel
     42      - description: TX DMA Channel
     43
     44  dma-names:
     45    items:
     46      - const: rx
     47      - const: tx
     48
     49  num-cs: true
     50
     51patternProperties:
     52  "^.*@[0-9a-f]+":
     53    type: object
     54    properties:
     55      reg:
     56        items:
     57          minimum: 0
     58          maximum: 4
     59
     60      spi-rx-bus-width:
     61        const: 1
     62
     63      spi-tx-bus-width:
     64        const: 1
     65
     66required:
     67  - compatible
     68  - reg
     69  - interrupts
     70  - clocks
     71  - clock-names
     72
     73additionalProperties: false
     74
     75examples:
     76  - |
     77    spi1: spi@1c06000 {
     78        compatible = "allwinner,sun4i-a10-spi";
     79        reg = <0x01c06000 0x1000>;
     80        interrupts = <11>;
     81        clocks = <&ahb_gates 21>, <&spi1_clk>;
     82        clock-names = "ahb", "mod";
     83        #address-cells = <1>;
     84        #size-cells = <0>;
     85    };
     86
     87...