cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

at91-cosino_mega2560.dts (1243B)

      1// SPDX-License-Identifier: GPL-2.0-or-later
      2/*
      3 * at91-cosino_mega2560.dts - Device Tree file for Cosino board with
      4 *			      Mega 2560 extension
      5 *
      6 * Copyright (C) 2013 - Rodolfo Giometti <giometti@linux.it>
      7 *			HCE Engineering
      8 *
      9 * Derived from at91sam9g35ek.dts by:
     10 * 	Copyright (C) 2012 Atmel,
     11 *      2012 Nicolas Ferre <nicolas.ferre@atmel.com>
     12 */
     13
     14/dts-v1/;
     15#include "at91-cosino.dtsi"
     16
     17/ {
     18	model = "HCE Cosino Mega 2560";
     19	compatible = "hce,cosino_mega2560", "atmel,at91sam9x5", "atmel,at91sam9";
     20};
     21
     22&adc0 {
     23	atmel,adc-ts-wires = <4>;
     24	atmel,adc-ts-pressure-threshold = <10000>;
     25	status = "okay";
     26};
     27
     28&macb0 {
     29	phy-mode = "rmii";
     30	status = "okay";
     31};
     32
     33&mmc1 {
     34	pinctrl-0 = <
     35		&pinctrl_mmc1_slot0_clk_cmd_dat0
     36		&pinctrl_mmc1_slot0_dat1_3>;
     37	pinctrl-names = "default";
     38	status = "okay";
     39
     40	slot@0 {
     41		reg = <0>;
     42		bus-width = <4>;
     43		non-removable;
     44	};
     45};
     46
     47&rtc {
     48	status = "okay";
     49};
     50
     51&usart1 {
     52	status = "okay";
     53};
     54
     55&usart2 {
     56	status = "okay";
     57};
     58
     59&usb0 {
     60	num-ports = <3>;
     61	atmel,vbus-gpio = <0 /* &pioD 18 GPIO_ACTIVE_LOW */
     62			   &pioD 19 GPIO_ACTIVE_LOW
     63			   &pioD 20 GPIO_ACTIVE_LOW
     64			  >;
     65	status = "okay";
     66};
     67
     68&usb1 {
     69	status = "okay";
     70};
     71
     72&usb2 {
     73	atmel,vbus-gpio = <&pioB 16 GPIO_ACTIVE_HIGH>;
     74	status = "okay";
     75};