cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

bcm2711-rpi-cm4-io.dts (2074B)

      1// SPDX-License-Identifier: GPL-2.0
      2/dts-v1/;
      3#include "bcm2711-rpi-cm4.dtsi"
      4#include "bcm283x-rpi-usb-host.dtsi"
      5
      6/ {
      7	model = "Raspberry Pi Compute Module 4 IO Board";
      8
      9	leds {
     10		led-act {
     11			gpios = <&gpio 42 GPIO_ACTIVE_HIGH>;
     12		};
     13
     14		led-pwr {
     15			label = "PWR";
     16			gpios = <&expgpio 2 GPIO_ACTIVE_LOW>;
     17			default-state = "keep";
     18			linux,default-trigger = "default-on";
     19		};
     20	};
     21};
     22
     23&ddc0 {
     24	status = "okay";
     25};
     26
     27&ddc1 {
     28	status = "okay";
     29};
     30
     31&gpio {
     32	/*
     33	 * Parts taken from rpi_SCH_4b_4p0_reduced.pdf and
     34	 * the official GPU firmware DT blob.
     35	 *
     36	 * Legend:
     37	 * "FOO" = GPIO line named "FOO" on the schematic
     38	 * "FOO_N" = GPIO line named "FOO" on schematic, active low
     39	 */
     40	gpio-line-names = "ID_SDA",
     41			  "ID_SCL",
     42			  "SDA1",
     43			  "SCL1",
     44			  "GPIO_GCLK",
     45			  "GPIO5",
     46			  "GPIO6",
     47			  "SPI_CE1_N",
     48			  "SPI_CE0_N",
     49			  "SPI_MISO",
     50			  "SPI_MOSI",
     51			  "SPI_SCLK",
     52			  "GPIO12",
     53			  "GPIO13",
     54			  /* Serial port */
     55			  "TXD1",
     56			  "RXD1",
     57			  "GPIO16",
     58			  "GPIO17",
     59			  "GPIO18",
     60			  "GPIO19",
     61			  "GPIO20",
     62			  "GPIO21",
     63			  "GPIO22",
     64			  "GPIO23",
     65			  "GPIO24",
     66			  "GPIO25",
     67			  "GPIO26",
     68			  "GPIO27",
     69			  "RGMII_MDIO",
     70			  "RGMIO_MDC",
     71			  /* Used by BT module */
     72			  "CTS0",
     73			  "RTS0",
     74			  "TXD0",
     75			  "RXD0",
     76			  /* Used by Wifi */
     77			  "SD1_CLK",
     78			  "SD1_CMD",
     79			  "SD1_DATA0",
     80			  "SD1_DATA1",
     81			  "SD1_DATA2",
     82			  "SD1_DATA3",
     83			  /* Shared with SPI flash */
     84			  "PWM0_MISO",
     85			  "PWM1_MOSI",
     86			  "STATUS_LED_G_CLK",
     87			  "SPIFLASH_CE_N",
     88			  "SDA0",
     89			  "SCL0",
     90			  "RGMII_RXCLK",
     91			  "RGMII_RXCTL",
     92			  "RGMII_RXD0",
     93			  "RGMII_RXD1",
     94			  "RGMII_RXD2",
     95			  "RGMII_RXD3",
     96			  "RGMII_TXCLK",
     97			  "RGMII_TXCTL",
     98			  "RGMII_TXD0",
     99			  "RGMII_TXD1",
    100			  "RGMII_TXD2",
    101			  "RGMII_TXD3";
    102};
    103
    104&hdmi0 {
    105	status = "okay";
    106};
    107
    108&hdmi1 {
    109	status = "okay";
    110};
    111
    112&genet {
    113	status = "okay";
    114};
    115
    116&pixelvalve0 {
    117	status = "okay";
    118};
    119
    120&pixelvalve1 {
    121	status = "okay";
    122};
    123
    124&pixelvalve2 {
    125	status = "okay";
    126};
    127
    128&pixelvalve4 {
    129	status = "okay";
    130};
    131
    132&vc4 {
    133	status = "okay";
    134};
    135
    136&vec {
    137	status = "disabled";
    138};