cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

bcm47094-luxul-xbr-4500.dts (1533B)

      1// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
      2/*
      3 * Copyright (C) 2017 Luxul Inc.
      4 */
      5
      6/dts-v1/;
      7
      8#include "bcm4708.dtsi"
      9#include "bcm5301x-nand-cs0-bch8.dtsi"
     10
     11/ {
     12	compatible = "luxul,xbr-4500-v1", "brcm,bcm47094", "brcm,bcm4708";
     13	model = "Luxul XBR-4500 V1";
     14
     15	chosen {
     16		bootargs = "earlycon";
     17	};
     18
     19	memory@0 {
     20		device_type = "memory";
     21		reg = <0x00000000 0x08000000>,
     22		      <0x88000000 0x18000000>;
     23	};
     24
     25	nvram@1eff0000 {
     26		compatible = "brcm,nvram";
     27		reg = <0x1eff0000 0x10000>;
     28	};
     29
     30	leds {
     31		compatible = "gpio-leds";
     32
     33		status {
     34			label = "bcm53xx:green:status";
     35			gpios = <&chipcommon 20 GPIO_ACTIVE_HIGH>;
     36			linux,default-trigger = "timer";
     37		};
     38
     39		usb3 {
     40			label = "bcm53xx:green:usb3";
     41			gpios = <&chipcommon 19 GPIO_ACTIVE_HIGH>;
     42			trigger-sources = <&ohci_port1>, <&ehci_port1>,
     43				<&xhci_port1>;
     44			linux,default-trigger = "usbport";
     45		};
     46
     47	};
     48
     49	gpio-keys {
     50		compatible = "gpio-keys";
     51
     52		restart {
     53			label = "Reset";
     54			linux,code = <KEY_RESTART>;
     55			gpios = <&chipcommon 17 GPIO_ACTIVE_LOW>;
     56		};
     57	};
     58};
     59
     60&usb3 {
     61	vcc-gpio = <&chipcommon 18 GPIO_ACTIVE_HIGH>;
     62};
     63
     64&spi_nor {
     65	status = "okay";
     66};
     67
     68&usb3_phy {
     69	status = "okay";
     70};
     71
     72&srab {
     73	status = "okay";
     74
     75	ports {
     76		port@0 {
     77			reg = <0>;
     78			label = "wan";
     79		};
     80
     81		port@1 {
     82			reg = <1>;
     83			label = "lan4";
     84		};
     85
     86		port@2 {
     87			reg = <2>;
     88			label = "lan3";
     89		};
     90
     91		port@3 {
     92			reg = <3>;
     93			label = "lan2";
     94		};
     95
     96		port@4 {
     97			reg = <4>;
     98			label = "lan1";
     99		};
    100
    101		port@5 {
    102			reg = <5>;
    103			label = "cpu";
    104			ethernet = <&gmac0>;
    105		};
    106	};
    107};