cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

hpe-gxp.dtsi (2475B)


      1// SPDX-License-Identifier: GPL-2.0
      2/*
      3 * Device Tree file for HPE GXP
      4 */
      5
      6/dts-v1/;
      7/ {
      8	model = "Hewlett Packard Enterprise GXP BMC";
      9	compatible = "hpe,gxp";
     10	#address-cells = <1>;
     11	#size-cells = <1>;
     12
     13	cpus {
     14		#address-cells = <1>;
     15		#size-cells = <0>;
     16
     17		cpu@0 {
     18			compatible = "arm,cortex-a9";
     19			reg = <0>;
     20			device_type = "cpu";
     21			next-level-cache = <&L2>;
     22		};
     23	};
     24
     25	clocks {
     26		pll: clock-0 {
     27			compatible = "fixed-clock";
     28			#clock-cells = <0>;
     29			clock-frequency = <1600000000>;
     30		};
     31
     32		iopclk: clock-1 {
     33			compatible = "fixed-factor-clock";
     34			#clock-cells = <0>;
     35			clock-div = <4>;
     36			clock-mult = <1>;
     37			clocks = <&pll>;
     38		};
     39	};
     40
     41	axi {
     42		compatible = "simple-bus";
     43		#address-cells = <1>;
     44		#size-cells = <1>;
     45		ranges;
     46		dma-ranges;
     47
     48		L2: cache-controller@b0040000 {
     49			compatible = "arm,pl310-cache";
     50			reg = <0xb0040000 0x1000>;
     51			cache-unified;
     52			cache-level = <2>;
     53		};
     54
     55		ahb@c0000000 {
     56			compatible = "simple-bus";
     57			#address-cells = <1>;
     58			#size-cells = <1>;
     59			ranges = <0x0 0xc0000000 0x30000000>;
     60			dma-ranges;
     61
     62			vic0: interrupt-controller@eff0000 {
     63				compatible = "arm,pl192-vic";
     64				reg = <0xeff0000 0x1000>;
     65				interrupt-controller;
     66				#interrupt-cells = <1>;
     67			};
     68
     69			vic1: interrupt-controller@80f00000 {
     70				compatible = "arm,pl192-vic";
     71				reg = <0x80f00000 0x1000>;
     72				interrupt-controller;
     73				#interrupt-cells = <1>;
     74			};
     75
     76			uarta: serial@e0 {
     77				compatible = "ns16550a";
     78				reg = <0xe0 0x8>;
     79				interrupts = <17>;
     80				interrupt-parent = <&vic0>;
     81				clock-frequency = <1846153>;
     82				reg-shift = <0>;
     83			};
     84
     85			uartb: serial@e8 {
     86				compatible = "ns16550a";
     87				reg = <0xe8 0x8>;
     88				interrupts = <18>;
     89				interrupt-parent = <&vic0>;
     90				clock-frequency = <1846153>;
     91				reg-shift = <0>;
     92			};
     93
     94			uartc: serial@f0 {
     95				compatible = "ns16550a";
     96				reg = <0xf0 0x8>;
     97				interrupts = <19>;
     98				interrupt-parent = <&vic0>;
     99				clock-frequency = <1846153>;
    100				reg-shift = <0>;
    101			};
    102
    103			usb0: usb@efe0000 {
    104				compatible = "hpe,gxp-ehci", "generic-ehci";
    105				reg = <0xefe0000 0x100>;
    106				interrupts = <7>;
    107				interrupt-parent = <&vic0>;
    108			};
    109
    110			st: timer@80 {
    111				compatible = "hpe,gxp-timer";
    112				reg = <0x80 0x16>;
    113				interrupts = <0>;
    114				interrupt-parent = <&vic0>;
    115				clocks = <&iopclk>;
    116				clock-names = "iop";
    117			};
    118
    119			usb1: usb@efe0100 {
    120				compatible = "hpe,gxp-ohci", "generic-ohci";
    121				reg = <0xefe0100 0x110>;
    122				interrupts = <6>;
    123				interrupt-parent = <&vic0>;
    124			};
    125		};
    126	};
    127};