cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

imx6qdl-phytec-mira-peb-eval-01.dtsi (1420B)

      1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
      2/*
      3 * Copyright (C) 2018 PHYTEC Messtechnik
      4 * Author: Christian Hemp <c.hemp@phytec.de>
      5 */
      6
      7#include <dt-bindings/input/input.h>
      8
      9/ {
     10	gpio-keys {
     11		compatible = "gpio-keys";
     12		pinctrl-names = "default";
     13		pinctrl-0 = <&pinctrl_gpio_keys>;
     14		status = "disabled";
     15
     16		power {
     17			label = "Power Button";
     18			gpios = <&gpio5 28 GPIO_ACTIVE_LOW>;
     19			linux,code = <KEY_WAKEUP>;
     20			wakeup-source;
     21		};
     22
     23		sleep {
     24			label = "Sleep Button";
     25			gpios = <&gpio6 18 GPIO_ACTIVE_LOW>;
     26			linux,code = <KEY_SLEEP>;
     27		};
     28	};
     29
     30	user_leds: user-leds {
     31		compatible = "gpio-leds";
     32		pinctrl-names = "default";
     33		pinctrl-0 = <&pinctrl_user_leds>;
     34		status = "disabled";
     35
     36		user-led1 {
     37			gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>;
     38			linux,default-trigger = "gpio";
     39			default-state = "on";
     40		};
     41
     42		user-led2 {
     43			gpios = <&gpio7 0 GPIO_ACTIVE_HIGH>;
     44			linux,default-trigger = "gpio";
     45			default-state = "on";
     46		};
     47
     48		user-led3 {
     49			gpios = <&gpio5 29 GPIO_ACTIVE_HIGH>;
     50			linux,default-trigger = "gpio";
     51			default-state = "on";
     52		};
     53	};
     54};
     55
     56&iomuxc {
     57	pinctrl_gpio_keys: gpiokeysgrp {
     58		fsl,pins = <
     59			MX6QDL_PAD_SD3_DAT6__GPIO6_IO18		0x1b0b0
     60			MX6QDL_PAD_CSI0_DAT10__GPIO5_IO28	0x1b0b0
     61		>;
     62	};
     63
     64	pinctrl_user_leds: userledsgrp {
     65		fsl,pins = <
     66			MX6QDL_PAD_SD3_DAT4__GPIO7_IO01		0x1b0b0
     67			MX6QDL_PAD_SD3_DAT5__GPIO7_IO00		0x1b0b0
     68			MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29	0x1b0b0
     69		>;
     70	};
     71};