cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

imx6ul-kontron-n6310-s-43.dts (2860B)


      1// SPDX-License-Identifier: GPL-2.0
      2/*
      3 * Copyright (C) 2017 exceet electronics GmbH
      4 * Copyright (C) 2018 Kontron Electronics GmbH
      5 * Copyright (c) 2019 Krzysztof Kozlowski <krzk@kernel.org>
      6 */
      7
      8#include "imx6ul-kontron-n6310-s.dts"
      9
     10/ {
     11	model = "Kontron N6310 S 43";
     12	compatible = "kontron,imx6ul-n6310-s-43", "kontron,imx6ul-n6310-s",
     13		     "kontron,imx6ul-n6310-som", "fsl,imx6ul";
     14
     15	backlight {
     16		compatible = "pwm-backlight";
     17		pwms = <&pwm7 0 5000000>;
     18		brightness-levels = <0 4 8 16 32 64 128 255>;
     19		default-brightness-level = <6>;
     20		status = "okay";
     21	};
     22};
     23
     24&i2c4 {
     25	touchscreen@5d {
     26		compatible = "goodix,gt928";
     27		reg = <0x5d>;
     28		pinctrl-names = "default";
     29		pinctrl-0 = <&pinctrl_cap_touch>;
     30		interrupt-parent = <&gpio5>;
     31		interrupts = <6 IRQ_TYPE_LEVEL_LOW>;
     32		reset-gpios = <&gpio5 8 GPIO_ACTIVE_HIGH>;
     33		irq-gpios = <&gpio5 6 GPIO_ACTIVE_HIGH>;
     34	};
     35};
     36
     37&lcdif {
     38	pinctrl-names = "default";
     39	pinctrl-0 = <&pinctrl_lcdif_dat &pinctrl_lcdif_ctrl>;
     40	/* Leave status disabled because of missing display panel node */
     41};
     42
     43&pwm7 {
     44	#pwm-cells = <2>;
     45	pinctrl-names = "default";
     46	pinctrl-0 = <&pinctrl_pwm7>;
     47	status = "okay";
     48};
     49
     50&iomuxc {
     51	pinctrl_cap_touch: captouchgrp {
     52		fsl,pins = <
     53			MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	0x1b0b0 /* Touch Interrupt */
     54			MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07	0x1b0b0 /* Touch Reset */
     55			MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08	0x1b0b0 /* Touch Wake */
     56		>;
     57	};
     58
     59	pinctrl_lcdif_ctrl: lcdifctrlgrp {
     60		fsl,pins = <
     61			MX6UL_PAD_LCD_CLK__LCDIF_CLK		0x79
     62			MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE	0x79
     63			MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC	0x79
     64			MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC	0x79
     65			MX6UL_PAD_LCD_RESET__LCDIF_RESET	0x79
     66		>;
     67	};
     68
     69	pinctrl_lcdif_dat: lcdifdatgrp {
     70		fsl,pins = <
     71			MX6UL_PAD_LCD_DATA00__LCDIF_DATA00	0x79
     72			MX6UL_PAD_LCD_DATA01__LCDIF_DATA01	0x79
     73			MX6UL_PAD_LCD_DATA02__LCDIF_DATA02	0x79
     74			MX6UL_PAD_LCD_DATA03__LCDIF_DATA03	0x79
     75			MX6UL_PAD_LCD_DATA04__LCDIF_DATA04	0x79
     76			MX6UL_PAD_LCD_DATA05__LCDIF_DATA05	0x79
     77			MX6UL_PAD_LCD_DATA06__LCDIF_DATA06	0x79
     78			MX6UL_PAD_LCD_DATA07__LCDIF_DATA07	0x79
     79			MX6UL_PAD_LCD_DATA08__LCDIF_DATA08	0x79
     80			MX6UL_PAD_LCD_DATA09__LCDIF_DATA09	0x79
     81			MX6UL_PAD_LCD_DATA10__LCDIF_DATA10	0x79
     82			MX6UL_PAD_LCD_DATA11__LCDIF_DATA11	0x79
     83			MX6UL_PAD_LCD_DATA12__LCDIF_DATA12	0x79
     84			MX6UL_PAD_LCD_DATA13__LCDIF_DATA13	0x79
     85			MX6UL_PAD_LCD_DATA14__LCDIF_DATA14	0x79
     86			MX6UL_PAD_LCD_DATA15__LCDIF_DATA15	0x79
     87			MX6UL_PAD_LCD_DATA16__LCDIF_DATA16	0x79
     88			MX6UL_PAD_LCD_DATA17__LCDIF_DATA17	0x79
     89			MX6UL_PAD_LCD_DATA18__LCDIF_DATA18	0x79
     90			MX6UL_PAD_LCD_DATA19__LCDIF_DATA19	0x79
     91			MX6UL_PAD_LCD_DATA20__LCDIF_DATA20	0x79
     92			MX6UL_PAD_LCD_DATA21__LCDIF_DATA21	0x79
     93			MX6UL_PAD_LCD_DATA22__LCDIF_DATA22	0x79
     94			MX6UL_PAD_LCD_DATA23__LCDIF_DATA23	0x79
     95		>;
     96	};
     97
     98	pinctrl_pwm7: pwm7grp {
     99		fsl,pins = <
    100			MX6UL_PAD_CSI_VSYNC__PWM7_OUT		0x110b0
    101		>;
    102	};
    103};