cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

imx6ull-phytec-segin-ff-rdk-nand.dts (1227B)


      1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
      2/*
      3 * Copyright (C) 2019 PHYTEC Messtechnik GmbH
      4 * Author: Stefan Riedmueller <s.riedmueller@phytec.de>
      5 */
      6
      7/dts-v1/;
      8#include "imx6ull.dtsi"
      9#include "imx6ull-phytec-phycore-som.dtsi"
     10#include "imx6ull-phytec-segin.dtsi"
     11#include "imx6ull-phytec-segin-peb-eval-01.dtsi"
     12#include "imx6ull-phytec-segin-peb-av-02.dtsi"
     13#include "imx6ull-phytec-segin-peb-wlbt-05.dtsi"
     14
     15/ {
     16	model = "PHYTEC phyBOARD-Segin i.MX6 ULL Full Featured with NAND";
     17	compatible = "phytec,imx6ull-pbacd10-nand", "phytec,imx6ull-pbacd10",
     18		     "phytec,imx6ull-pcl063", "fsl,imx6ull";
     19};
     20
     21&adc1 {
     22	status = "okay";
     23};
     24
     25&can1 {
     26	status = "okay";
     27};
     28
     29&tlv320 {
     30	status = "okay";
     31};
     32
     33&ecspi3 {
     34	status = "okay";
     35};
     36
     37&ethphy1 {
     38	status = "okay";
     39};
     40
     41&ethphy2 {
     42	status = "okay";
     43};
     44
     45&fec1 {
     46	status = "okay";
     47};
     48
     49&fec2 {
     50	status = "okay";
     51};
     52
     53&gpmi {
     54	status = "okay";
     55};
     56
     57&i2c_rtc {
     58	status = "okay";
     59};
     60
     61&reg_can1_en {
     62	status = "okay";
     63};
     64
     65&reg_sound_1v8 {
     66	status = "okay";
     67};
     68
     69&reg_sound_3v3 {
     70	status = "okay";
     71};
     72
     73&sai2 {
     74	status = "okay";
     75};
     76
     77&sound {
     78	status = "okay";
     79};
     80
     81&uart5 {
     82	status = "okay";
     83};
     84
     85&usbotg1 {
     86	status = "okay";
     87};
     88
     89&usbotg2 {
     90	status = "okay";
     91};
     92
     93&usdhc1 {
     94	status = "okay";
     95};