cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

kirkwood-ts419.dtsi (1398B)

      1// SPDX-License-Identifier: GPL-2.0+
      2/*
      3 * Device Tree include file for QNAP TS41X
      4 *
      5 * Copyright (C) 2013, Andrew Lunn <andrew@lunn.ch>
      6 */
      7
      8/ {
      9	model = "QNAP TS419 family";
     10	compatible = "qnap,ts419", "marvell,kirkwood";
     11
     12	ocp@f1000000 {
     13		pinctrl: pin-controller@10000 {
     14			pinctrl-names = "default";
     15
     16			pmx_USB_copy_button: pmx-USB-copy-button {
     17				marvell,pins = "mpp43";
     18				marvell,function = "gpio";
     19			};
     20			pmx_reset_button: pmx-reset-button {
     21				marvell,pins = "mpp37";
     22				marvell,function = "gpio";
     23			};
     24			/*
     25			 * JP1 indicates if an LCD module is installed
     26			 * on the serial port (0), or if the port is used
     27			 * as a console (1).
     28			 */
     29			pmx_jumper_jp1: pmx-jumper_jp1 {
     30				marvell,pins = "mpp45";
     31				marvell,function = "gpio";
     32			};
     33
     34		};
     35	};
     36
     37	gpio_keys {
     38		compatible = "gpio-keys";
     39		#address-cells = <1>;
     40		#size-cells = <0>;
     41		pinctrl-0 = <&pmx_reset_button &pmx_USB_copy_button>;
     42		pinctrl-names = "default";
     43
     44		copy {
     45			label = "USB Copy";
     46			linux,code = <KEY_COPY>;
     47			gpios = <&gpio1 11 GPIO_ACTIVE_LOW>;
     48		};
     49		reset {
     50			label = "Reset";
     51			linux,code = <KEY_RESTART>;
     52			gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
     53		};
     54	};
     55};
     56
     57&mdio {
     58	status = "okay";
     59
     60	ethphy1: ethernet-phy@1 {
     61		device_type = "ethernet-phy";
     62                /* overwrite reg property in board file */
     63	};
     64};
     65
     66&eth1 {
     67	status = "okay";
     68	ethernet1-port@0 {
     69		phy-handle = <&ethphy1>;
     70	};
     71};