cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

omap3-overo-common-lcd35.dtsi (5115B)


      1// SPDX-License-Identifier: GPL-2.0-only
      2/*
      3 * Copyright (C) 2014 Florian Vaussard, EPFL Mobots group
      4 */
      5
      6/*
      7 * 4.3'' LCD panel output for some Gumstix Overo boards (Gallop43, Chestnut43)
      8 */
      9
     10&omap3_pmx_core {
     11	dss_dpi_pins: pinmux_dss_dpi_pins {
     12		pinctrl-single,pins = <
     13			OMAP3_CORE1_IOPAD(0x20d4, PIN_OUTPUT | MUX_MODE0)	/* dss_pclk.dss_pclk */
     14			OMAP3_CORE1_IOPAD(0x20d6, PIN_OUTPUT | MUX_MODE0)	/* dss_hsync.dss_hsync */
     15			OMAP3_CORE1_IOPAD(0x20d8, PIN_OUTPUT | MUX_MODE0)	/* dss_vsync.dss_vsync */
     16			OMAP3_CORE1_IOPAD(0x20da, PIN_OUTPUT | MUX_MODE0)	/* dss_acbias.dss_acbias */
     17			OMAP3_CORE1_IOPAD(0x20dc, PIN_OUTPUT | MUX_MODE0)	/* dss_data0.dss_data0 */
     18			OMAP3_CORE1_IOPAD(0x20de, PIN_OUTPUT | MUX_MODE0)	/* dss_data1.dss_data1 */
     19			OMAP3_CORE1_IOPAD(0x20e0, PIN_OUTPUT | MUX_MODE0)	/* dss_data2.dss_data2 */
     20			OMAP3_CORE1_IOPAD(0x20e2, PIN_OUTPUT | MUX_MODE0)	/* dss_data3.dss_data3 */
     21			OMAP3_CORE1_IOPAD(0x20e4, PIN_OUTPUT | MUX_MODE0)	/* dss_data4.dss_data4 */
     22			OMAP3_CORE1_IOPAD(0x20e6, PIN_OUTPUT | MUX_MODE0)	/* dss_data5.dss_data5 */
     23			OMAP3_CORE1_IOPAD(0x20e8, PIN_OUTPUT | MUX_MODE0)	/* dss_data6.dss_data6 */
     24			OMAP3_CORE1_IOPAD(0x20ea, PIN_OUTPUT | MUX_MODE0)	/* dss_data7.dss_data7 */
     25			OMAP3_CORE1_IOPAD(0x20ec, PIN_OUTPUT | MUX_MODE0)	/* dss_data8.dss_data8 */
     26			OMAP3_CORE1_IOPAD(0x20ee, PIN_OUTPUT | MUX_MODE0)	/* dss_data9.dss_data9 */
     27			OMAP3_CORE1_IOPAD(0x20f0, PIN_OUTPUT | MUX_MODE0)	/* dss_data10.dss_data10 */
     28			OMAP3_CORE1_IOPAD(0x20f2, PIN_OUTPUT | MUX_MODE0)	/* dss_data11.dss_data11 */
     29			OMAP3_CORE1_IOPAD(0x20f4, PIN_OUTPUT | MUX_MODE0)	/* dss_data12.dss_data12 */
     30			OMAP3_CORE1_IOPAD(0x20f6, PIN_OUTPUT | MUX_MODE0)	/* dss_data13.dss_data13 */
     31			OMAP3_CORE1_IOPAD(0x20f8, PIN_OUTPUT | MUX_MODE0)	/* dss_data14.dss_data14 */
     32			OMAP3_CORE1_IOPAD(0x20fa, PIN_OUTPUT | MUX_MODE0)	/* dss_data15.dss_data15 */
     33			OMAP3_CORE1_IOPAD(0x20fc, PIN_OUTPUT | MUX_MODE0)	/* dss_data16.dss_data16 */
     34			OMAP3_CORE1_IOPAD(0x20fe, PIN_OUTPUT | MUX_MODE0)	/* dss_data17.dss_data17 */
     35			OMAP3_CORE1_IOPAD(0x2100, PIN_OUTPUT | MUX_MODE0)	/* dss_data18.dss_data18 */
     36			OMAP3_CORE1_IOPAD(0x2102, PIN_OUTPUT | MUX_MODE0)	/* dss_data19.dss_data19 */
     37			OMAP3_CORE1_IOPAD(0x2104, PIN_OUTPUT | MUX_MODE0)	/* dss_data20.dss_data20 */
     38			OMAP3_CORE1_IOPAD(0x2106, PIN_OUTPUT | MUX_MODE0)	/* dss_data21.dss_data21 */
     39			OMAP3_CORE1_IOPAD(0x2108, PIN_OUTPUT | MUX_MODE0)	/* dss_data22.dss_data22 */
     40			OMAP3_CORE1_IOPAD(0x210a, PIN_OUTPUT | MUX_MODE0)	/* dss_data23.dss_data23 */
     41		>;
     42	};
     43
     44	lb035_pins: pinmux_lb035_pins {
     45		pinctrl-single,pins = <
     46			OMAP3_CORE1_IOPAD(0x2174, PIN_OUTPUT | MUX_MODE4)	/* uart2_cts.gpio_144 */
     47		>;
     48	};
     49
     50	backlight_pins: pinmux_backlight_pins {
     51		pinctrl-single,pins = <
     52			OMAP3_CORE1_IOPAD(0x2176, PIN_OUTPUT | MUX_MODE4)	/* uart2_rts.gpio_145 */
     53		>;
     54	};
     55
     56	mcspi1_pins: pinmux_mcspi1_pins {
     57		pinctrl-single,pins = <
     58			OMAP3_CORE1_IOPAD(0x21c8, PIN_INPUT | MUX_MODE0)	/* mcspi1_clk.mcspi1_clk */
     59			OMAP3_CORE1_IOPAD(0x21ca, PIN_INPUT | MUX_MODE0)	/* mcspi1_simo.mcspi1_simo */
     60			OMAP3_CORE1_IOPAD(0x21cc, PIN_INPUT | MUX_MODE0)	/* mcspi1_somi.mcspi1_somi */
     61			OMAP3_CORE1_IOPAD(0x21ce, PIN_INPUT | MUX_MODE0)	/* mcspi1_cs0.mcspi1_cs0 */
     62			OMAP3_CORE1_IOPAD(0x21d0, PIN_INPUT | MUX_MODE0)	/* mcspi1_cs1.mcspi1_cs1 */
     63		>;
     64	};
     65
     66	ads7846_pins: pinmux_ads7846_pins {
     67		pinctrl-single,pins = <
     68			OMAP3_CORE1_IOPAD(0x2138, PIN_INPUT_PULLDOWN | MUX_MODE4)	/* csi2_dx1.gpio_114 */
     69		>;
     70	};
     71};
     72
     73/* Needed to power the DPI pins */
     74&vpll2 {
     75	regulator-always-on;
     76};
     77
     78&dss {
     79	status = "okay";
     80
     81	pinctrl-names = "default";
     82	pinctrl-0 = <&dss_dpi_pins>;
     83
     84	port {
     85		dpi_out: endpoint {
     86			remote-endpoint = <&lcd_in>;
     87			data-lines = <24>;
     88		};
     89	};
     90};
     91
     92/ {
     93	aliases {
     94		display0 = &lcd0;
     95	};
     96
     97	ads7846reg: ads7846-reg {
     98		compatible = "regulator-fixed";
     99		regulator-name = "ads7846-reg";
    100		regulator-min-microvolt = <3300000>;
    101		regulator-max-microvolt = <3300000>;
    102	};
    103
    104	backlight {
    105		compatible = "gpio-backlight";
    106		
    107		pinctrl-names = "default";
    108		pinctrl-0 = <&backlight_pins>;
    109		gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;		/* gpio_145 */
    110
    111		default-on;
    112	};
    113};
    114
    115&mcspi1 {
    116	pinctrl-names = "default";
    117	pinctrl-0 = <&mcspi1_pins>;
    118
    119	lcd0: display@1 {
    120		compatible = "lgphilips,lb035q02";
    121		label = "lcd35";
    122
    123		reg = <1>;					/* CS1 */
    124		spi-max-frequency = <500000>;
    125		spi-cpol;
    126		spi-cpha;
    127
    128		pinctrl-names = "default";
    129		pinctrl-0 = <&lb035_pins>;
    130		enable-gpios = <&gpio5 16 GPIO_ACTIVE_HIGH>;	/* gpio_144 */
    131
    132		port {
    133			lcd_in: endpoint {
    134				remote-endpoint = <&dpi_out>;
    135			};
    136		};
    137	};
    138
    139	/* touch controller */
    140	ads7846@0 {
    141		pinctrl-names = "default";
    142		pinctrl-0 = <&ads7846_pins>;
    143
    144		compatible = "ti,ads7846";
    145		vcc-supply = <&ads7846reg>;
    146
    147		reg = <0>;				/* CS0 */
    148		spi-max-frequency = <1500000>;
    149
    150		interrupt-parent = <&gpio4>;
    151		interrupts = <18 0>;			/* gpio_114 */
    152		pendown-gpio = <&gpio4 18 GPIO_ACTIVE_HIGH>;
    153
    154		ti,x-min = /bits/ 16 <0x0>;
    155		ti,x-max = /bits/ 16 <0x0fff>;
    156		ti,y-min = /bits/ 16 <0x0>;
    157		ti,y-max = /bits/ 16 <0x0fff>;
    158		ti,x-plate-ohms = /bits/ 16 <180>;
    159		ti,pressure-max = /bits/ 16 <255>;
    160
    161		wakeup-source;
    162	};
    163};