cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

omap3-sbc-t3517.dts (1665B)


      1// SPDX-License-Identifier: GPL-2.0
      2/*
      3 * Suppport for CompuLab SBC-T3517 with CM-T3517
      4 */
      5
      6#include "omap3-cm-t3517.dts"
      7#include "omap3-sb-t35.dtsi"
      8
      9/ {
     10	model = "CompuLab SBC-T3517 with CM-T3517";
     11	compatible = "compulab,omap3-sbc-t3517", "compulab,omap3-cm-t3517", "ti,am3517", "ti,omap3";
     12
     13	aliases {
     14		display0 = &dvi0;
     15		display1 = &tv0;
     16	};
     17
     18	/* Only one GPMC smsc9220 on SBC-T3517, CM-T3517 uses am35x Ethernet */
     19	vddvario: regulator-vddvario-sb-t35 {
     20		compatible = "regulator-fixed";
     21		regulator-name = "vddvario";
     22		regulator-always-on;
     23	};
     24
     25	vdd33a: regulator-vdd33a-sb-t35 {
     26		compatible = "regulator-fixed";
     27		regulator-name = "vdd33a";
     28		regulator-always-on;
     29	};
     30};
     31
     32&omap3_pmx_core {
     33	pinctrl-names = "default";
     34	pinctrl-0 = <
     35			&sb_t35_usb_hub_pins
     36			&usb_hub_pins
     37		    >;
     38
     39	mmc1_aux_pins: pinmux_mmc1_aux_pins {
     40		pinctrl-single,pins = <
     41			OMAP3_CORE1_IOPAD(0x20c0, PIN_INPUT_PULLUP | MUX_MODE4) /* gpmc_clk.gpio_59   */
     42			OMAP3_CORE1_IOPAD(0x2174, PIN_INPUT_PULLUP | MUX_MODE4) /* uart2_cts.gpio_144 */
     43		>;
     44	};
     45
     46	sb_t35_usb_hub_pins: pinmux_sb_t35_usb_hub_pins {
     47		pinctrl-single,pins = <
     48			OMAP3_CORE1_IOPAD(0x21ec, PIN_OUTPUT | MUX_MODE4) /* ccdc_wen.gpio_98 - SB-T35 USB HUB RST */
     49		>;
     50	};
     51};
     52
     53&mmc1 {
     54	pinctrl-names = "default";
     55	pinctrl-0 = <
     56		&mmc1_pins
     57		&mmc1_aux_pins
     58	>;
     59
     60	wp-gpios =  <&gpio2 27 GPIO_ACTIVE_HIGH>; /* gpio_59  */
     61	cd-gpios =  <&gpio5 16 GPIO_ACTIVE_HIGH>; /* gpio_144 */
     62};
     63
     64&dss {
     65	port {
     66		dpi_out: endpoint {
     67			remote-endpoint = <&tfp410_in>;
     68			data-lines = <24>;
     69		};
     70	};
     71};
     72
     73&gpmc {
     74	ranges = <4 0 0x2d000000 0x01000000>,	/* SB-T35 SMSC9x Eth */
     75		 <0 0 0x00000000 0x01000000>;	/* CM-T3x NAND */
     76};