cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

socfpga_cyclone5_chameleon96.dts (2084B)

      1// SPDX-License-Identifier: (GPL-2.0 OR MIT)
      2/*
      3 * Device Tree file for the Chameleon96
      4 *
      5 * Copyright (c) 2018 Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
      6 */
      7
      8#include <dt-bindings/gpio/gpio.h>
      9
     10#include "socfpga_cyclone5.dtsi"
     11
     12/ {
     13	model = "Novetech Chameleon96";
     14	compatible = "novtech,chameleon96", "altr,socfpga-cyclone5", "altr,socfpga";
     15
     16	chosen {
     17		bootargs = "earlyprintk";
     18		stdout-path = "serial0:115200n8";
     19	};
     20
     21	memory@0 {
     22		name = "memory";
     23		device_type = "memory";
     24		reg = <0x0 0x20000000>; /* 512MB */
     25	};
     26
     27	regulator_3_3v: regulator {
     28		compatible = "regulator-fixed";
     29		regulator-name = "3.3V";
     30		regulator-min-microvolt = <3300000>;
     31		regulator-max-microvolt = <3300000>;
     32	};
     33
     34	leds {
     35		compatible = "gpio-leds";
     36
     37		user_led1 {
     38			label = "green:user1";
     39			gpios = <&porta 14 GPIO_ACTIVE_LOW>;
     40			linux,default-trigger = "heartbeat";
     41		};
     42
     43		user_led2 {
     44			label = "green:user2";
     45			gpios = <&porta 22 GPIO_ACTIVE_LOW>;
     46			linux,default-trigger = "mmc0";
     47		};
     48
     49		user_led3 {
     50			label = "green:user3";
     51			gpios = <&porta 25 GPIO_ACTIVE_LOW>;
     52			linux,default-trigger = "none";
     53		};
     54
     55		user_led4 {
     56			label = "green:user4";
     57			gpios = <&portb 3 GPIO_ACTIVE_LOW>;
     58			panic-indicator;
     59			linux,default-trigger = "none";
     60		};
     61	};
     62};
     63
     64&gpio0 {
     65	status = "okay";
     66};
     67
     68&gpio1 {
     69	status = "okay";
     70};
     71
     72&i2c0 {
     73	/* On Low speed expansion */
     74	label = "LS-I2C0";
     75	status = "okay";
     76};
     77
     78&i2c1 {
     79	/* On Low speed expansion */
     80	label = "LS-I2C1";
     81	status = "okay";
     82};
     83
     84&i2c2 {
     85	status = "okay";
     86};
     87
     88&i2c3 {
     89	/* On High speed expansion */
     90	label = "HS-I2C2";
     91	status = "okay";
     92};
     93
     94&mmc0 {
     95	vmmc-supply = <&regulator_3_3v>;
     96	vqmmc-supply = <&regulator_3_3v>;
     97	status = "okay";
     98};
     99
    100&spi0 {
    101	/* On High speed expansion */
    102	label = "HS-SPI1";
    103	status = "okay";
    104};
    105
    106&spi1 {
    107	/* On Low speed expansion */
    108	label = "LS-SPI0";
    109	status = "okay";
    110};
    111
    112&uart0 {
    113	/* On Low speed expansion */
    114	label = "LS-UART1";
    115	status = "okay";
    116};
    117
    118&uart1 {
    119	/* On Low speed expansion */
    120	label = "LS-UART0";
    121	status = "okay";
    122};
    123
    124&usbphy0 {
    125	status = "okay";
    126};
    127
    128&usb1 {
    129	status = "okay";
    130};