cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

uniphier-pro4-sanji.dts (1211B)


      1// SPDX-License-Identifier: GPL-2.0+ OR MIT
      2//
      3// Device Tree Source for UniPhier Pro4 Sanji Board
      4//
      5// Copyright (C) 2016 Socionext Inc.
      6//   Author: Masahiro Yamada <yamada.masahiro@socionext.com>
      7
      8/dts-v1/;
      9#include "uniphier-pro4.dtsi"
     10
     11/ {
     12	model = "UniPhier Pro4 Sanji Board";
     13	compatible = "socionext,uniphier-pro4-sanji", "socionext,uniphier-pro4";
     14
     15	chosen {
     16		stdout-path = "serial0:115200n8";
     17	};
     18
     19	aliases {
     20		serial0 = &serial0;
     21		serial1 = &serial1;
     22		i2c0 = &i2c0;
     23		i2c1 = &i2c1;
     24		i2c2 = &i2c2;
     25		i2c3 = &i2c3;
     26		i2c5 = &i2c5;
     27		i2c6 = &i2c6;
     28		ethernet0 = &eth;
     29	};
     30
     31	memory@80000000 {
     32		device_type = "memory";
     33		reg = <0x80000000 0x80000000>;
     34	};
     35};
     36
     37&serial0 {
     38	status = "okay";
     39};
     40
     41&serial1 {
     42	status = "okay";
     43};
     44
     45&i2c0 {
     46	status = "okay";
     47
     48	eeprom@54 {
     49		compatible = "st,24c64", "atmel,24c64";
     50		reg = <0x54>;
     51		pagesize = <32>;
     52	};
     53};
     54
     55&i2c1 {
     56	status = "okay";
     57};
     58
     59&i2c2 {
     60	status = "okay";
     61};
     62
     63&i2c3 {
     64	status = "okay";
     65};
     66
     67&usb2 {
     68	status = "okay";
     69};
     70
     71&usb3 {
     72	status = "okay";
     73};
     74
     75&emmc {
     76	status = "okay";
     77};
     78
     79&eth {
     80	status = "okay";
     81	phy-handle = <&ethphy>;
     82};
     83
     84&mdio {
     85	ethphy: ethernet-phy@1 {
     86		reg = <1>;
     87	};
     88};
     89
     90&usb0 {
     91	status = "okay";
     92};
     93
     94&usb1 {
     95	status = "okay";
     96};