cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

vf610m4-colibri.dts (926B)

      1// SPDX-License-Identifier: GPL-2.0+ OR MIT
      2/*
      3 * Device tree for Colibri VF61 Cortex-M4 support
      4 *
      5 * Copyright (C) 2015 Stefan Agner
      6 */
      7
      8/dts-v1/;
      9#include "vf610m4.dtsi"
     10
     11/ {
     12	model = "VF610 Cortex-M4";
     13	compatible = "fsl,vf610m4";
     14
     15	chosen {
     16		bootargs = "clk_ignore_unused init=/linuxrc rw";
     17		stdout-path = "serial2:115200";
     18	};
     19
     20	memory@8c000000 {
     21		device_type = "memory";
     22		reg = <0x8c000000 0x3000000>;
     23	};
     24};
     25
     26&gpio0 {
     27	status = "disabled";
     28};
     29
     30&gpio1 {
     31	status = "disabled";
     32};
     33
     34&gpio2 {
     35	status = "disabled";
     36};
     37
     38&gpio3 {
     39	status = "disabled";
     40};
     41
     42&gpio4 {
     43	status = "disabled";
     44};
     45
     46&uart2 {
     47	pinctrl-names = "default";
     48	pinctrl-0 = <&pinctrl_uart2>;
     49	status = "okay";
     50};
     51
     52&iomuxc {
     53	vf610-colibri {
     54		pinctrl_uart2: uart2grp {
     55			fsl,pins = <
     56				VF610_PAD_PTD0__UART2_TX		0x21a2
     57				VF610_PAD_PTD1__UART2_RX		0x21a1
     58				VF610_PAD_PTD2__UART2_RTS		0x21a2
     59				VF610_PAD_PTD3__UART2_CTS		0x21a1
     60			>;
     61		};
     62	};
     63};