cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

fpga.h (2056B)

      1/* SPDX-License-Identifier: GPL-2.0-only */
      2/*
      3 * Interrupt handler for OMAP-1510 FPGA
      4 *
      5 * Copyright (C) 2001 RidgeRun, Inc.
      6 * Author: Greg Lonnon <glonnon@ridgerun.com>
      7 *
      8 * Copyright (C) 2002 MontaVista Software, Inc.
      9 *
     10 * Separated FPGA interrupts from innovator1510.c and cleaned up for 2.6
     11 * Copyright (C) 2004 Nokia Corporation by Tony Lindrgen <tony@atomide.com>
     12 */
     13
     14#ifndef __ASM_ARCH_OMAP_FPGA_H
     15#define __ASM_ARCH_OMAP_FPGA_H
     16
     17/*
     18 * ---------------------------------------------------------------------------
     19 *  H2/P2 Debug board FPGA
     20 * ---------------------------------------------------------------------------
     21 */
     22/* maps in the FPGA registers and the ETHR registers */
     23#define H2P2_DBG_FPGA_BASE		0xE8000000		/* VA */
     24#define H2P2_DBG_FPGA_SIZE		SZ_4K			/* SIZE */
     25#define H2P2_DBG_FPGA_START		0x04000000		/* PA */
     26
     27#define H2P2_DBG_FPGA_ETHR_START	(H2P2_DBG_FPGA_START + 0x300)
     28#define H2P2_DBG_FPGA_FPGA_REV		IOMEM(H2P2_DBG_FPGA_BASE + 0x10)	/* FPGA Revision */
     29#define H2P2_DBG_FPGA_BOARD_REV		IOMEM(H2P2_DBG_FPGA_BASE + 0x12)	/* Board Revision */
     30#define H2P2_DBG_FPGA_GPIO		IOMEM(H2P2_DBG_FPGA_BASE + 0x14)	/* GPIO outputs */
     31#define H2P2_DBG_FPGA_LEDS		IOMEM(H2P2_DBG_FPGA_BASE + 0x16)	/* LEDs outputs */
     32#define H2P2_DBG_FPGA_MISC_INPUTS	IOMEM(H2P2_DBG_FPGA_BASE + 0x18)	/* Misc inputs */
     33#define H2P2_DBG_FPGA_LAN_STATUS	IOMEM(H2P2_DBG_FPGA_BASE + 0x1A)	/* LAN Status line */
     34#define H2P2_DBG_FPGA_LAN_RESET		IOMEM(H2P2_DBG_FPGA_BASE + 0x1C)	/* LAN Reset line */
     35
     36/* LEDs definition on debug board (16 LEDs, all physically green) */
     37#define H2P2_DBG_FPGA_LED_GREEN		(1 << 15)
     38#define H2P2_DBG_FPGA_LED_AMBER		(1 << 14)
     39#define H2P2_DBG_FPGA_LED_RED		(1 << 13)
     40#define H2P2_DBG_FPGA_LED_BLUE		(1 << 12)
     41/*  cpu0 load-meter LEDs */
     42#define H2P2_DBG_FPGA_LOAD_METER	(1 << 0)	// A bit of fun on our board ...
     43#define H2P2_DBG_FPGA_LOAD_METER_SIZE	11
     44#define H2P2_DBG_FPGA_LOAD_METER_MASK	((1 << H2P2_DBG_FPGA_LOAD_METER_SIZE) - 1)
     45
     46#define H2P2_DBG_FPGA_P2_LED_TIMER		(1 << 0)
     47#define H2P2_DBG_FPGA_P2_LED_IDLE		(1 << 1)
     48
     49#endif