cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

cm-regbits-34xx.h (2006B)


      1/* SPDX-License-Identifier: GPL-2.0-only */
      2#ifndef __ARCH_ARM_MACH_OMAP2_CM_REGBITS_34XX_H
      3#define __ARCH_ARM_MACH_OMAP2_CM_REGBITS_34XX_H
      4
      5/*
      6 * OMAP3430 Clock Management register bits
      7 *
      8 * Copyright (C) 2007-2008 Texas Instruments, Inc.
      9 * Copyright (C) 2007-2008 Nokia Corporation
     10 *
     11 * Written by Paul Walmsley
     12 */
     13
     14#define OMAP3430_CM_FCLKEN_IVA2_EN_IVA2_MASK		(1 << 0)
     15#define OMAP3430_ST_IVA2_SHIFT				0
     16#define OMAP3430_CLKTRCTRL_IVA2_MASK			(0x3 << 0)
     17#define OMAP3430_CLKACTIVITY_IVA2_MASK			(1 << 0)
     18#define OMAP3430_CLKTRCTRL_MPU_MASK			(0x3 << 0)
     19#define OMAP3430_ST_AES2_SHIFT				28
     20#define OMAP3430_ST_SHA12_SHIFT				27
     21#define AM35XX_ST_UART4_SHIFT				23
     22#define OMAP3430_ST_HDQ_SHIFT				22
     23#define OMAP3430ES2_ST_SSI_IDLE_SHIFT			8
     24#define OMAP3430_ST_MAILBOXES_SHIFT			7
     25#define OMAP3430_ST_SAD2D_SHIFT				3
     26#define OMAP3430_ST_SDMA_SHIFT				2
     27#define OMAP3430ES2_ST_USBTLL_SHIFT			2
     28#define OMAP3430ES1_CLKTRCTRL_D2D_MASK			(0x3 << 4)
     29#define OMAP3430_CLKTRCTRL_L4_MASK			(0x3 << 2)
     30#define OMAP3430_CLKTRCTRL_L3_MASK			(0x3 << 0)
     31#define OMAP3430ES1_CLKTRCTRL_GFX_MASK			(0x3 << 0)
     32#define OMAP3430ES2_CLKTRCTRL_SGX_MASK			(0x3 << 0)
     33#define OMAP3430_ST_WDT2_SHIFT				5
     34#define OMAP3430_ST_32KSYNC_SHIFT			2
     35#define OMAP3430_AUTO_PERIPH_DPLL_MASK			(0x7 << 3)
     36#define OMAP3430ES2_ST_DSS_IDLE_SHIFT			1
     37#define OMAP3430_CLKTRCTRL_DSS_MASK			(0x3 << 0)
     38#define OMAP3430_CLKTRCTRL_CAM_MASK			(0x3 << 0)
     39#define OMAP3430_ST_MCBSP4_SHIFT			2
     40#define OMAP3430_ST_MCBSP3_SHIFT			1
     41#define OMAP3430_ST_MCBSP2_SHIFT			0
     42#define OMAP3430_CLKTRCTRL_PER_MASK			(0x3 << 0)
     43#define OMAP3430_CLKTRCTRL_EMU_MASK			(0x3 << 0)
     44#define OMAP3430_CLKTRCTRL_NEON_MASK			(0x3 << 0)
     45#define OMAP3430ES2_EN_USBHOST2_SHIFT			1
     46#define OMAP3430ES2_ST_USBHOST_IDLE_SHIFT		1
     47#define OMAP3430ES2_CLKTRCTRL_USBHOST_MASK		(3 << 0)
     48#define OMAP34XX_CLKSTCTRL_DISABLE_AUTO		0x0
     49#define OMAP34XX_CLKSTCTRL_FORCE_SLEEP		0x1
     50#define OMAP34XX_CLKSTCTRL_FORCE_WAKEUP		0x2
     51#define OMAP34XX_CLKSTCTRL_ENABLE_AUTO		0x3
     52#endif