cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

sram.h (1951B)


      1/* SPDX-License-Identifier: GPL-2.0-only */
      2/*
      3 * Interface for functions that need to be run in internal SRAM
      4 */
      5
      6#ifndef __ASSEMBLY__
      7
      8extern void omap2_sram_ddr_init(u32 *slow_dll_ctrl, u32 fast_dll_ctrl,
      9				u32 base_cs, u32 force_unlock);
     10extern void omap2_sram_reprogram_sdrc(u32 perf_level, u32 dll_val,
     11				      u32 mem_type);
     12extern u32 omap2_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass);
     13
     14extern void omap3_sram_restore_context(void);
     15
     16extern int __init omap_sram_init(void);
     17
     18extern void *omap_sram_push(void *funcp, unsigned long size);
     19
     20/* Do not use these */
     21extern void omap24xx_sram_reprogram_clock(u32 ckctl, u32 dpllctl);
     22extern unsigned long omap24xx_sram_reprogram_clock_sz;
     23
     24extern void omap242x_sram_ddr_init(u32 *slow_dll_ctrl, u32 fast_dll_ctrl,
     25						u32 base_cs, u32 force_unlock);
     26extern unsigned long omap242x_sram_ddr_init_sz;
     27
     28extern u32 omap242x_sram_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val,
     29						int bypass);
     30extern unsigned long omap242x_sram_set_prcm_sz;
     31
     32extern void omap242x_sram_reprogram_sdrc(u32 perf_level, u32 dll_val,
     33						u32 mem_type);
     34extern unsigned long omap242x_sram_reprogram_sdrc_sz;
     35
     36
     37extern void omap243x_sram_ddr_init(u32 *slow_dll_ctrl, u32 fast_dll_ctrl,
     38						u32 base_cs, u32 force_unlock);
     39extern unsigned long omap243x_sram_ddr_init_sz;
     40
     41extern u32 omap243x_sram_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val,
     42						int bypass);
     43extern unsigned long omap243x_sram_set_prcm_sz;
     44
     45extern void omap243x_sram_reprogram_sdrc(u32 perf_level, u32 dll_val,
     46						u32 mem_type);
     47extern unsigned long omap243x_sram_reprogram_sdrc_sz;
     48
     49#ifdef CONFIG_PM
     50extern void omap_push_sram_idle(void);
     51#else
     52static inline void omap_push_sram_idle(void) {}
     53#endif /* CONFIG_PM */
     54
     55#endif /* __ASSEMBLY__ */
     56
     57/*
     58 * OMAP2+: define the SRAM PA addresses.
     59 * Used by the SRAM management code and the idle sleep code.
     60 */
     61#define OMAP2_SRAM_PA		0x40200000
     62#define OMAP3_SRAM_PA           0x40200000