cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

sun50i-a64-cpu-opp.dtsi (1553B)


      1// SPDX-License-Identifier: GPL-2.0
      2/*
      3 * Copyright (C) 2020 Vasily khoruzhick <anarsoul@gmail.com>
      4 */
      5
      6/ {
      7	cpu0_opp_table: opp-table-cpu {
      8		compatible = "operating-points-v2";
      9		opp-shared;
     10
     11		opp-648000000 {
     12			opp-hz = /bits/ 64 <648000000>;
     13			opp-microvolt = <1040000>;
     14			clock-latency-ns = <244144>; /* 8 32k periods */
     15		};
     16
     17		opp-816000000 {
     18			opp-hz = /bits/ 64 <816000000>;
     19			opp-microvolt = <1100000>;
     20			clock-latency-ns = <244144>; /* 8 32k periods */
     21		};
     22
     23		opp-912000000 {
     24			opp-hz = /bits/ 64 <912000000>;
     25			opp-microvolt = <1120000>;
     26			clock-latency-ns = <244144>; /* 8 32k periods */
     27		};
     28
     29		opp-960000000 {
     30			opp-hz = /bits/ 64 <960000000>;
     31			opp-microvolt = <1160000>;
     32			clock-latency-ns = <244144>; /* 8 32k periods */
     33		};
     34
     35		opp-1008000000 {
     36			opp-hz = /bits/ 64 <1008000000>;
     37			opp-microvolt = <1200000>;
     38			clock-latency-ns = <244144>; /* 8 32k periods */
     39		};
     40
     41		opp-1056000000 {
     42			opp-hz = /bits/ 64 <1056000000>;
     43			opp-microvolt = <1240000>;
     44			clock-latency-ns = <244144>; /* 8 32k periods */
     45		};
     46
     47		opp-1104000000 {
     48			opp-hz = /bits/ 64 <1104000000>;
     49			opp-microvolt = <1260000>;
     50			clock-latency-ns = <244144>; /* 8 32k periods */
     51		};
     52
     53		opp-1152000000 {
     54			opp-hz = /bits/ 64 <1152000000>;
     55			opp-microvolt = <1300000>;
     56			clock-latency-ns = <244144>; /* 8 32k periods */
     57		};
     58	};
     59};
     60
     61&cpu0 {
     62	operating-points-v2 = <&cpu0_opp_table>;
     63};
     64
     65&cpu1 {
     66	operating-points-v2 = <&cpu0_opp_table>;
     67};
     68
     69&cpu2 {
     70	operating-points-v2 = <&cpu0_opp_table>;
     71};
     72
     73&cpu3 {
     74	operating-points-v2 = <&cpu0_opp_table>;
     75};