cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

apm-mustang.dts (1259B)


      1// SPDX-License-Identifier: GPL-2.0-or-later
      2/*
      3 * dts file for AppliedMicro (APM) Mustang Board
      4 *
      5 * Copyright (C) 2013, Applied Micro Circuits Corporation
      6 */
      7
      8/dts-v1/;
      9
     10/include/ "apm-storm.dtsi"
     11
     12/ {
     13	model = "APM X-Gene Mustang board";
     14	compatible = "apm,mustang", "apm,xgene-storm";
     15
     16	chosen { };
     17
     18	memory {
     19		device_type = "memory";
     20		reg = < 0x1 0x00000000 0x0 0x80000000 >; /* Updated by bootloader */
     21	};
     22
     23	gpio-keys {
     24		compatible = "gpio-keys";
     25		button@1 {
     26			label = "POWER";
     27			linux,code = <116>;
     28			linux,input-type = <0x1>;
     29			interrupt-parent = <&sbgpio>;
     30			interrupts = <0x5 0x1>;
     31		};
     32	};
     33
     34	poweroff_mbox: poweroff_mbox@10548000 {
     35		compatible = "syscon";
     36		reg = <0x0 0x10548000 0x0 0x30>;
     37	};
     38
     39	poweroff: poweroff@10548010 {
     40		compatible = "syscon-poweroff";
     41		regmap = <&poweroff_mbox>;
     42		offset = <0x10>;
     43		mask = <0x1>;
     44	};
     45};
     46
     47&pcie0clk {
     48	status = "ok";
     49};
     50
     51&pcie0 {
     52	status = "ok";
     53};
     54
     55&serial0 {
     56	status = "ok";
     57};
     58
     59&menet {
     60	status = "ok";
     61};
     62
     63&sgenet0 {
     64	status = "ok";
     65};
     66
     67&sgenet1 {
     68	status = "ok";
     69};
     70
     71&xgenet {
     72	status = "ok";
     73	rxlos-gpios = <&sbgpio 12 1>;
     74};
     75
     76&mmc0 {
     77	status = "ok";
     78};
     79
     80&mdio {
     81	menet0phy: phy@3 {
     82		reg = <0x3>;
     83	};
     84	sgenet0phy: phy@4 {
     85		reg = <0x4>;
     86	};
     87	sgenet1phy: phy@5 {
     88		reg = <0x5>;
     89	};
     90};