cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

pm6350.dtsi (1121B)

      1// SPDX-License-Identifier: BSD-3-Clause
      2/*
      3 * Copyright (c) 2021, Luca Weiss <luca@z3ntu.xyz>
      4 */
      5
      6#include <dt-bindings/spmi/spmi.h>
      7
      8&spmi_bus {
      9	pmic@0 {
     10		compatible = "qcom,pm6350", "qcom,spmi-pmic";
     11		reg = <0x0 SPMI_USID>;
     12		#address-cells = <1>;
     13		#size-cells = <0>;
     14
     15		pm6350_pon: pon@800 {
     16			compatible = "qcom,pm8998-pon";
     17			reg = <0x800>;
     18			mode-bootloader = <0x2>;
     19			mode-recovery = <0x1>;
     20
     21			pm6350_pwrkey: pwrkey {
     22				compatible = "qcom,pm8941-pwrkey";
     23				interrupts = <0x0 0x8 0x0 IRQ_TYPE_EDGE_BOTH>;
     24				debounce = <15625>;
     25				bias-pull-up;
     26				linux,code = <KEY_POWER>;
     27			};
     28
     29			pm6350_resin: resin {
     30				compatible = "qcom,pm8941-resin";
     31				interrupts = <0x0 0x8 0x1 IRQ_TYPE_EDGE_BOTH>;
     32				debounce = <15625>;
     33				bias-pull-up;
     34				status = "disabled";
     35			};
     36		};
     37
     38		pm6350_gpios: gpios@c000 {
     39			compatible = "qcom,pm6350-gpio";
     40			reg = <0xc000>;
     41			gpio-controller;
     42			#gpio-cells = <2>;
     43			interrupt-controller;
     44			#interrupt-cells = <2>;
     45		};
     46	};
     47
     48	pmic@1 {
     49		compatible = "qcom,pm6350", "qcom,spmi-pmic";
     50		reg = <0x1 SPMI_USID>;
     51		#address-cells = <1>;
     52		#size-cells = <0>;
     53	};
     54};