cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

rtd1293.dtsi (1047B)

      1// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause)
      2/*
      3 * Realtek RTD1293 SoC
      4 *
      5 * Copyright (c) 2017-2019 Andreas Färber
      6 */
      7
      8#include "rtd129x.dtsi"
      9
     10/ {
     11	compatible = "realtek,rtd1293";
     12
     13	cpus {
     14		#address-cells = <2>;
     15		#size-cells = <0>;
     16
     17		cpu0: cpu@0 {
     18			device_type = "cpu";
     19			compatible = "arm,cortex-a53";
     20			reg = <0x0 0x0>;
     21			next-level-cache = <&l2>;
     22		};
     23
     24		cpu1: cpu@1 {
     25			device_type = "cpu";
     26			compatible = "arm,cortex-a53";
     27			reg = <0x0 0x1>;
     28			next-level-cache = <&l2>;
     29		};
     30
     31		l2: l2-cache {
     32			compatible = "cache";
     33		};
     34	};
     35
     36	timer {
     37		compatible = "arm,armv8-timer";
     38		interrupts = <GIC_PPI 13
     39			(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
     40			     <GIC_PPI 14
     41			(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
     42			     <GIC_PPI 11
     43			(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
     44			     <GIC_PPI 10
     45			(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
     46	};
     47};
     48
     49&arm_pmu {
     50	interrupt-affinity = <&cpu0>, <&cpu1>;
     51};
     52
     53&gic {
     54	interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
     55};