cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

r8a774b1-beacon-rzg2n-kit.dts (1678B)


      1// SPDX-License-Identifier: GPL-2.0
      2/*
      3 * Copyright 2020, Compass Electronics Group, LLC
      4 */
      5
      6/dts-v1/;
      7
      8#include "r8a774b1.dtsi"
      9#include "beacon-renesom-som.dtsi"
     10#include "beacon-renesom-baseboard.dtsi"
     11
     12/ {
     13	model = "Beacon Embedded Works RZ/G2N Development Kit";
     14	compatible = "beacon,beacon-rzg2n", "renesas,r8a774b1";
     15
     16	aliases {
     17		serial0 = &scif2;
     18		serial1 = &hscif0;
     19		serial2 = &hscif1;
     20		serial3 = &scif0;
     21		serial4 = &hscif2;
     22		serial5 = &scif5;
     23		serial6 = &scif4;
     24		ethernet0 = &avb;
     25		mmc0 = &sdhi3;
     26		mmc1 = &sdhi0;
     27		mmc2 = &sdhi2;
     28	};
     29
     30	chosen {
     31		stdout-path = "serial0:115200n8";
     32	};
     33};
     34
     35&du {
     36	pinctrl-0 = <&du_pins>;
     37	pinctrl-names = "default";
     38	status = "okay";
     39
     40	clocks = <&cpg CPG_MOD 724>,
     41		<&cpg CPG_MOD 723>,
     42		<&cpg CPG_MOD 721>,
     43		<&versaclock5 1>,
     44		<&x302_clk>,
     45		<&versaclock5 2>;
     46	clock-names = "du.0", "du.1", "du.3",
     47		"dclkin.0", "dclkin.1", "dclkin.3";
     48};
     49
     50/* Reference versaclock instead of audio_clk_a */
     51&rcar_sound {
     52	clocks = <&cpg CPG_MOD 1005>,
     53		 <&cpg CPG_MOD 1006>, <&cpg CPG_MOD 1007>,
     54		 <&cpg CPG_MOD 1008>, <&cpg CPG_MOD 1009>,
     55		 <&cpg CPG_MOD 1010>, <&cpg CPG_MOD 1011>,
     56		 <&cpg CPG_MOD 1012>, <&cpg CPG_MOD 1013>,
     57		 <&cpg CPG_MOD 1014>, <&cpg CPG_MOD 1015>,
     58		 <&cpg CPG_MOD 1022>, <&cpg CPG_MOD 1023>,
     59		 <&cpg CPG_MOD 1024>, <&cpg CPG_MOD 1025>,
     60		 <&cpg CPG_MOD 1026>, <&cpg CPG_MOD 1027>,
     61		 <&cpg CPG_MOD 1028>, <&cpg CPG_MOD 1029>,
     62		 <&cpg CPG_MOD 1030>, <&cpg CPG_MOD 1031>,
     63		 <&cpg CPG_MOD 1020>, <&cpg CPG_MOD 1021>,
     64		 <&cpg CPG_MOD 1020>, <&cpg CPG_MOD 1021>,
     65		 <&cpg CPG_MOD 1019>, <&cpg CPG_MOD 1018>,
     66		 <&versaclock6_bb 4>, <&audio_clk_b>,
     67		 <&audio_clk_c>,
     68		 <&cpg CPG_CORE R8A774B1_CLK_S0D4>;
     69};