cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

k3-am62-wakeup.dtsi (1094B)

      1// SPDX-License-Identifier: GPL-2.0
      2/*
      3 * Device Tree Source for AM625 SoC Family Wakeup Domain peripherals
      4 *
      5 * Copyright (C) 2020-2022 Texas Instruments Incorporated - https://www.ti.com/
      6 */
      7
      8&cbass_wakeup {
      9	wkup_conf: syscon@43000000 {
     10		compatible = "syscon", "simple-mfd";
     11		reg = <0x00 0x43000000 0x00 0x20000>;
     12		#address-cells = <1>;
     13		#size-cells = <1>;
     14		ranges = <0x0 0x00 0x43000000 0x20000>;
     15
     16		chipid: chipid@14 {
     17			compatible = "ti,am654-chipid";
     18			reg = <0x14 0x4>;
     19		};
     20	};
     21
     22	wkup_uart0: serial@2b300000 {
     23		compatible = "ti,am64-uart", "ti,am654-uart";
     24		reg = <0x00 0x2b300000 0x00 0x100>;
     25		interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;
     26		power-domains = <&k3_pds 114 TI_SCI_PD_EXCLUSIVE>;
     27		clocks = <&k3_clks 114 0>;
     28		clock-names = "fclk";
     29	};
     30
     31	wkup_i2c0: i2c@2b200000 {
     32		compatible = "ti,am64-i2c", "ti,omap4-i2c";
     33		reg = <0x00 0x02b200000 0x00 0x100>;
     34		interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
     35		#address-cells = <1>;
     36		#size-cells = <0>;
     37		power-domains = <&k3_pds 107 TI_SCI_PD_EXCLUSIVE>;
     38		clocks = <&k3_clks 107 4>;
     39		clock-names = "fck";
     40	};
     41};