cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

numa.h (2338B)

      1/*
      2 * This file is subject to the terms and conditions of the GNU General Public
      3 * License.  See the file "COPYING" in the main directory of this archive
      4 * for more details.
      5 *
      6 * This file contains NUMA specific prototypes and definitions.
      7 *
      8 * 2002/08/05 Erich Focht <efocht@ess.nec.de>
      9 *
     10 */
     11#ifndef _ASM_IA64_NUMA_H
     12#define _ASM_IA64_NUMA_H
     13
     14
     15#ifdef CONFIG_NUMA
     16
     17#include <linux/cache.h>
     18#include <linux/cpumask.h>
     19#include <linux/numa.h>
     20#include <linux/smp.h>
     21#include <linux/threads.h>
     22
     23#include <asm/mmzone.h>
     24
     25extern u16 cpu_to_node_map[NR_CPUS] __cacheline_aligned;
     26extern cpumask_t node_to_cpu_mask[MAX_NUMNODES] __cacheline_aligned;
     27extern pg_data_t *pgdat_list[MAX_NUMNODES];
     28
     29/* Stuff below this line could be architecture independent */
     30
     31extern int num_node_memblks;		/* total number of memory chunks */
     32
     33/*
     34 * List of node memory chunks. Filled when parsing SRAT table to
     35 * obtain information about memory nodes.
     36*/
     37
     38struct node_memblk_s {
     39	unsigned long start_paddr;
     40	unsigned long size;
     41	int nid;		/* which logical node contains this chunk? */
     42	int bank;		/* which mem bank on this node */
     43};
     44
     45struct node_cpuid_s {
     46	u16	phys_id;	/* id << 8 | eid */
     47	int	nid;		/* logical node containing this CPU */
     48};
     49
     50extern struct node_memblk_s node_memblk[NR_NODE_MEMBLKS];
     51extern struct node_cpuid_s node_cpuid[NR_CPUS];
     52
     53/*
     54 * ACPI 2.0 SLIT (System Locality Information Table)
     55 * http://devresource.hp.com/devresource/Docs/TechPapers/IA64/slit.pdf
     56 *
     57 * This is a matrix with "distances" between nodes, they should be
     58 * proportional to the memory access latency ratios.
     59 */
     60
     61extern u8 numa_slit[MAX_NUMNODES * MAX_NUMNODES];
     62#define slit_distance(from,to) (numa_slit[(from) * MAX_NUMNODES + (to)])
     63extern int __node_distance(int from, int to);
     64#define node_distance(from,to) __node_distance(from, to)
     65
     66extern int paddr_to_nid(unsigned long paddr);
     67
     68#define local_nodeid (cpu_to_node_map[smp_processor_id()])
     69
     70#define numa_off     0
     71
     72extern void map_cpu_to_node(int cpu, int nid);
     73extern void unmap_cpu_from_node(int cpu, int nid);
     74extern void numa_clear_node(int cpu);
     75
     76#else /* !CONFIG_NUMA */
     77#define map_cpu_to_node(cpu, nid)	do{}while(0)
     78#define unmap_cpu_from_node(cpu, nid)	do{}while(0)
     79#define paddr_to_nid(addr)	0
     80#define numa_clear_node(cpu)	do { } while (0)
     81#endif /* CONFIG_NUMA */
     82
     83#endif /* _ASM_IA64_NUMA_H */