cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

sigcontext.h (3143B)


      1/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
      2#ifndef _ASM_IA64_SIGCONTEXT_H
      3#define _ASM_IA64_SIGCONTEXT_H
      4
      5/*
      6 * Copyright (C) 1998, 1999, 2001 Hewlett-Packard Co
      7 * Copyright (C) 1998, 1999, 2001 David Mosberger-Tang <davidm@hpl.hp.com>
      8 */
      9
     10#include <asm/fpu.h>
     11
     12#define IA64_SC_FLAG_ONSTACK_BIT		0	/* is handler running on signal stack? */
     13#define IA64_SC_FLAG_IN_SYSCALL_BIT		1	/* did signal interrupt a syscall? */
     14#define IA64_SC_FLAG_FPH_VALID_BIT		2	/* is state in f[32]-f[127] valid? */
     15
     16#define IA64_SC_FLAG_ONSTACK		(1 << IA64_SC_FLAG_ONSTACK_BIT)
     17#define IA64_SC_FLAG_IN_SYSCALL		(1 << IA64_SC_FLAG_IN_SYSCALL_BIT)
     18#define IA64_SC_FLAG_FPH_VALID		(1 << IA64_SC_FLAG_FPH_VALID_BIT)
     19
     20# ifndef __ASSEMBLY__
     21
     22/*
     23 * Note on handling of register backing store: sc_ar_bsp contains the address that would
     24 * be found in ar.bsp after executing a "cover" instruction the context in which the
     25 * signal was raised.  If signal delivery required switching to an alternate signal stack
     26 * (sc_rbs_base is not NULL), the "dirty" partition (as it would exist after executing the
     27 * imaginary "cover" instruction) is backed by the *alternate* signal stack, not the
     28 * original one.  In this case, sc_rbs_base contains the base address of the new register
     29 * backing store.  The number of registers in the dirty partition can be calculated as:
     30 *
     31 *   ndirty = ia64_rse_num_regs(sc_rbs_base, sc_rbs_base + (sc_loadrs >> 16))
     32 *
     33 */
     34
     35struct sigcontext {
     36	unsigned long		sc_flags;	/* see manifest constants above */
     37	unsigned long		sc_nat;		/* bit i == 1 iff scratch reg gr[i] is a NaT */
     38	stack_t			sc_stack;	/* previously active stack */
     39
     40	unsigned long		sc_ip;		/* instruction pointer */
     41	unsigned long		sc_cfm;		/* current frame marker */
     42	unsigned long		sc_um;		/* user mask bits */
     43	unsigned long		sc_ar_rsc;	/* register stack configuration register */
     44	unsigned long		sc_ar_bsp;	/* backing store pointer */
     45	unsigned long		sc_ar_rnat;	/* RSE NaT collection register */
     46	unsigned long		sc_ar_ccv;	/* compare and exchange compare value register */
     47	unsigned long		sc_ar_unat;	/* ar.unat of interrupted context */
     48	unsigned long		sc_ar_fpsr;	/* floating-point status register */
     49	unsigned long		sc_ar_pfs;	/* previous function state */
     50	unsigned long		sc_ar_lc;	/* loop count register */
     51	unsigned long		sc_pr;		/* predicate registers */
     52	unsigned long		sc_br[8];	/* branch registers */
     53	/* Note: sc_gr[0] is used as the "uc_link" member of ucontext_t */
     54	unsigned long		sc_gr[32];	/* general registers (static partition) */
     55	struct ia64_fpreg	sc_fr[128];	/* floating-point registers */
     56
     57	unsigned long		sc_rbs_base;	/* NULL or new base of sighandler's rbs */
     58	unsigned long		sc_loadrs;	/* see description above */
     59
     60	unsigned long		sc_ar25;	/* cmp8xchg16 uses this */
     61	unsigned long		sc_ar26;	/* rsvd for scratch use */
     62	unsigned long		sc_rsvd[12];	/* reserved for future use */
     63	/*
     64	 * The mask must come last so we can increase _NSIG_WORDS
     65	 * without breaking binary compatibility.
     66	 */
     67	sigset_t		sc_mask;	/* signal mask to restore after handler returns */
     68};
     69
     70# endif /* __ASSEMBLY__ */
     71#endif /* _ASM_IA64_SIGCONTEXT_H */