cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

serial.h (1165B)


      1/* SPDX-License-Identifier: GPL-2.0 */
      2/*
      3 * include/asm-m68k/serial.h
      4 *
      5 * currently this seems useful only for a Q40,
      6 * it's an almost exact copy of ../asm-alpha/serial.h
      7 *
      8 */
      9
     10
     11/*
     12 * This assumes you have a 1.8432 MHz clock for your UART.
     13 *
     14 * It'd be nice if someone built a serial card with a 24.576 MHz
     15 * clock, since the 16550A is capable of handling a top speed of 1.5
     16 * megabits/second; but this requires the faster clock.
     17 */
     18#define BASE_BAUD ( 1843200 / 16 )
     19
     20/* Standard COM flags (except for COM4, because of the 8514 problem) */
     21#ifdef CONFIG_SERIAL_8250_DETECT_IRQ
     22#define STD_COM_FLAGS (UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | UPF_AUTO_IRQ)
     23#define STD_COM4_FLAGS (UPF_BOOT_AUTOCONF | UPF_AUTO_IRQ)
     24#else
     25#define STD_COM_FLAGS (UPF_BOOT_AUTOCONF | UPF_SKIP_TEST)
     26#define STD_COM4_FLAGS UPF_BOOT_AUTOCONF
     27#endif
     28
     29#ifdef CONFIG_ISA
     30#define SERIAL_PORT_DFNS			\
     31	/* UART CLK   PORT IRQ     FLAGS        */			\
     32	{ 0, BASE_BAUD, 0x3F8, 4, STD_COM_FLAGS },	/* ttyS0 */	\
     33	{ 0, BASE_BAUD, 0x2F8, 3, STD_COM_FLAGS },	/* ttyS1 */	\
     34	{ 0, BASE_BAUD, 0x3E8, 4, STD_COM_FLAGS },	/* ttyS2 */	\
     35	{ 0, BASE_BAUD, 0x2E8, 3, STD_COM4_FLAGS },	/* ttyS3 */
     36#endif