cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

Platform (943B)

      1#
      2# Core Alchemy code
      3#
      4platform-$(CONFIG_MIPS_ALCHEMY) += alchemy/common/
      5
      6
      7#
      8# AMD Alchemy Db1000/Db1500/Pb1500/Db1100/Pb1100
      9#             Db1550/Pb1550/Db1200/Pb1200/Db1300
     10#
     11platform-$(CONFIG_MIPS_DB1XXX)	+= alchemy/devboards/
     12cflags-$(CONFIG_MIPS_DB1XXX)	+= -I$(srctree)/arch/mips/include/asm/mach-db1x00
     13load-$(CONFIG_MIPS_DB1XXX)	+= 0xffffffff80100000
     14
     15#
     16# 4G-Systems MTX-1 "MeshCube" wireless router
     17#
     18load-$(CONFIG_MIPS_MTX1)	+= 0xffffffff80100000
     19
     20#
     21# MyCable eval board
     22#
     23load-$(CONFIG_MIPS_XXS1500)	+= 0xffffffff80100000
     24
     25#
     26# Trapeze ITS GRP board
     27#
     28load-$(CONFIG_MIPS_GPR)		+= 0xffffffff80100000
     29
     30# boards can specify their own <gpio.h> in one of their include dirs.
     31# If they do, placing this line here at the end will make sure the
     32# compiler picks the board one.	 If they don't, it will make sure
     33# the alchemy generic gpio header is picked up.
     34
     35cflags-$(CONFIG_MIPS_ALCHEMY)	+= -I$(srctree)/arch/mips/include/asm/mach-au1x00