cachepc-linux

Fork of AMDESE/linux with modifications for CachePC side-channel attack
git clone https://git.sinitax.com/sinitax/cachepc-linux
Log | Files | Refs | README | LICENSE | sfeed.txt

mpc8536ds_36b.dts (2393B)

      1// SPDX-License-Identifier: GPL-2.0-or-later
      2/*
      3 * MPC8536DS Device Tree Source (36-bit address map)
      4 *
      5 * Copyright 2008-2009, 2011 Freescale Semiconductor, Inc.
      6 */
      7
      8/include/ "mpc8536si-pre.dtsi"
      9
     10/ {
     11	model = "fsl,mpc8536ds";
     12	compatible = "fsl,mpc8536ds";
     13
     14	cpus {
     15		#cpus = <1>;
     16		#address-cells = <1>;
     17		#size-cells = <0>;
     18
     19		PowerPC,8536@0 {
     20			device_type = "cpu";
     21			reg = <0>;
     22			next-level-cache = <&L2>;
     23		};
     24	};
     25
     26	memory {
     27		device_type = "memory";
     28		reg = <0 0 0 0>;	// Filled by U-Boot
     29	};
     30
     31	lbc: localbus@fffe05000 {
     32		reg = <0xf 0xffe05000 0 0x1000>;
     33
     34		ranges = <0x0 0x0 0xf 0xe8000000 0x08000000
     35			  0x2 0x0 0xf 0xffa00000 0x00040000
     36			  0x3 0x0 0xf 0xffdf0000 0x00008000>;
     37	};
     38
     39	board_soc: soc: soc@fffe00000 {
     40		ranges = <0x0 0xf 0xffe00000 0x100000>;
     41	};
     42
     43	pci0: pci@fffe08000 {
     44		reg = <0xf 0xffe08000 0 0x1000>;
     45		ranges = <0x02000000 0 0xf0000000 0xc 0x00000000 0 0x10000000
     46			  0x01000000 0 0x00000000 0xf 0xffc00000 0 0x00010000>;
     47		clock-frequency = <66666666>;
     48		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
     49		interrupt-map = <
     50
     51			/* IDSEL 0x11 J17 Slot 1 */
     52			0x8800 0 0 1 &mpic 1 1 0 0
     53			0x8800 0 0 2 &mpic 2 1 0 0
     54			0x8800 0 0 3 &mpic 3 1 0 0
     55			0x8800 0 0 4 &mpic 4 1 0 0>;
     56	};
     57
     58	pci1: pcie@fffe09000 {
     59		reg = <0xf 0xffe09000 0 0x1000>;
     60		ranges = <0x02000000 0 0xf8000000 0xc 0x18000000 0 0x08000000
     61			  0x01000000 0 0x00000000 0xf 0xffc20000 0 0x00010000>;
     62		pcie@0 {
     63			ranges = <0x02000000 0 0xf8000000
     64				  0x02000000 0 0xf8000000
     65				  0 0x08000000
     66
     67				  0x01000000 0 0x00000000
     68				  0x01000000 0 0x00000000
     69				  0 0x00010000>;
     70		};
     71	};
     72
     73	pci2: pcie@fffe0a000 {
     74		reg = <0xf 0xffe0a000 0 0x1000>;
     75		ranges = <0x02000000 0 0xf8000000 0xc 0x10000000 0 0x08000000
     76			  0x01000000 0 0x00000000 0xf 0xffc10000 0 0x00010000>;
     77		pcie@0 {
     78			ranges = <0x02000000 0 0xf8000000
     79				  0x02000000 0 0xf8000000
     80				  0 0x08000000
     81
     82				  0x01000000 0 0x00000000
     83				  0x01000000 0 0x00000000
     84				  0 0x00010000>;
     85		};
     86	};
     87
     88	pci3: pcie@fffe0b000 {
     89		reg = <0xf 0xffe0b000 0 0x1000>;
     90		ranges = <0x02000000 0 0xe0000000 0xc 0x20000000 0 0x20000000
     91			  0x01000000 0 0x00000000 0xf 0xffc30000 0 0x00010000>;
     92		pcie@0 {
     93			ranges = <0x02000000 0 0xe0000000
     94				  0x02000000 0 0xe0000000
     95				  0 0x20000000
     96
     97				  0x01000000 0 0x00000000
     98				  0x01000000 0 0x00000000
     99				  0 0x00100000>;
    100		};
    101	};
    102};
    103
    104/include/ "mpc8536si-post.dtsi"
    105/include/ "mpc8536ds.dtsi"